Project

General

Profile

Revision d4175560 src/tools/importer/vhdl_to_lustre.ml

View differences:

src/tools/importer/vhdl_to_lustre.ml
335 335
        | VarDecl { names; typ; init_val } ->
336 336
            let names = self#list self#vhdl_name_t names  in
337 337
            let typ = self#vhdl_subtype_indication_t typ  in
338
            let init_val = self#option self#vhdl_cst_val_t init_val  in
338
            let init_val = self#vhdl_expr_t init_val  in
339 339
            VarDecl { names; typ; init_val }
340 340
        | CstDecl { names; typ; init_val } ->
341 341
            let names = self#list self#vhdl_name_t names  in
342 342
            let typ = self#vhdl_subtype_indication_t typ  in
343
            let init_val = self#vhdl_cst_val_t init_val  in
343
            let init_val = self#vhdl_expr_t init_val  in
344 344
            CstDecl { names; typ; init_val }
345 345
        | SigDecl { names; typ; init_val } ->
346 346
            let names = self#list self#vhdl_name_t names  in
347 347
            let typ = self#vhdl_subtype_indication_t typ  in
348
            let init_val = self#option self#vhdl_cst_val_t init_val  in
348
            let init_val = self#vhdl_expr_t init_val  in
349 349
            SigDecl { names; typ; init_val }
350 350
        | Subprogram { name; kind; spec; decl_part; stmts } ->
351 351
            let name = self#vhdl_name_t name  in

Also available in: Unified diff