Project

General

Profile

Revision bd1f1929 src/backends/VHDL/mini_vhdl_ast.ml

View differences:

src/backends/VHDL/mini_vhdl_ast.ml
41 41
      label: vhdl_name_t option;
42 42
      name: vhdl_name_t;
43 43
      assocs: vhdl_assoc_element_t list }
44
  | MiniWait
44
  | MiniWait of { 
45
      sensitivity: vhdl_name_t list }
45 46
  | MiniNull of {
46 47
      label: vhdl_name_t option}
47 48
  | MiniReturn of {
......
140 141
    packages: mini_vhdl_package_t list;
141 142
  }
142 143
(*[@@deriving show { with_path = false }]*)
143
[@@deriving visitors { variety = "iter"; name = "mini_vhdl_iter"; ancestors = ["vhdl_iter"]; polymorphic = true }]
144
[@@deriving visitors { variety = "iter"; name = "mini_vhdl_iter"; ancestors = ["vhdl_iter"]; polymorphic = true },
145
            visitors { variety = "map"; name = "mini_vhdl_map"; ancestors = ["vhdl_map"]; polymorphic = true }];;

Also available in: Unified diff