Project

General

Profile

Revision 6a2c1a43 src/backends/VHDL/vhdl_ast_pp.ml

View differences:

src/backends/VHDL/vhdl_ast_pp.ml
1524 1524
                              ((__2 ()) fmt) x;
1525 1525
                              true) false x))) x.active_sigs;
1526 1526
                 Format.fprintf fmt ")");
1527
          Format.fprintf fmt " is@;";
1528
          ((fun x  ->
1529
            ignore
1530
            (List.fold_left
1531
              (fun sep  ->
1532
                fun x  ->
1533
                  if sep then Format.fprintf fmt "@;";
1534
                    ((__1 ()) fmt) x;
1535
                    Format.fprintf fmt ";";
1536
                    true) false x))) x.declarations;
1527
          Format.fprintf fmt " is";
1528
          (match x.declarations with
1529
          | [] -> Format.fprintf fmt "";
1530
          | _ -> 
1531
              (Format.fprintf fmt "@;";
1532
              ((fun x  ->
1533
                ignore
1534
                (List.fold_left
1535
                  (fun sep  ->
1536
                    fun x  ->
1537
                      if sep then Format.fprintf fmt "@;";
1538
                        ((__1 ()) fmt) x;
1539
                        Format.fprintf fmt ";";
1540
                        true) false x))) x.declarations));
1537 1541
          Format.fprintf fmt "@]@;@[<v 2>begin@;";
1538 1542
          ((fun x  ->
1539 1543
               ignore

Also available in: Unified diff