## lustrec / bench / distrib / large / ccp03 / mutants / ccp03.mutant.n8.lus @ 50d06a28

History | View | Annotate | Download (20.7 KB)

1 |
node top |
---|---|

2 |
(onOff: bool; |

3 |
decelSet: bool; |

4 |
accelResume: bool; |

5 |
cancel: bool; |

6 |
brakePedal: bool; |

7 |
carGear: int; |

8 |
carSpeed: real; |

9 |
validInputs: bool) |

10 |
returns |

11 |
(OK: bool); |

12 | |

13 |
var |

14 |
V11_mode: int; |

15 |
V14_VRP1: bool; |

16 |
V15_VRP2: bool; |

17 |
V16_CP8a: bool; |

18 |
V17_VRP3: bool; |

19 |
V18_VRP4: bool; |

20 |
V19_SP4: bool; |

21 |
V20_SP5: bool; |

22 |
V21_SP6: bool; |

23 |
V22_SP7: bool; |

24 |
V23_SP3b: bool; |

25 |
V25_SP3: bool; |

26 |
V26_SP3a: bool; |

27 |
V27_SP2: bool; |

28 |
V28_SP1: bool; |

29 |
V29_SP8: bool; |

30 |
V30_SP9: bool; |

31 |
V31_SP10: bool; |

32 |
V32_SP11: bool; |

33 |
V34_zz1: bool; |

34 |
V35_zz2: real; |

35 |
V37_zz4: bool; |

36 |
V38_zz5: real; |

37 |
V39_zz6: int; |

38 |
V40_zz7: int; |

39 |
V41_zz8: int; |

40 |
V42_zz9: int; |

41 |
V43_zz10: int; |

42 |
V44_zz11: int; |

43 |
V45_zz12: int; |

44 |
V46_zz13: int; |

45 |
V47_zz14: int; |

46 |
V48_zz15: bool; |

47 |
V49_zz16: int; |

48 |
V50_zz17: int; |

49 |
V51_zz18: int; |

50 |
V52_zz19: bool; |

51 |
V53_zz20: int; |

52 |
V54_zz21: int; |

53 |
V55_zz22: int; |

54 |
V56_zz23: bool; |

55 |
V57_zz24: bool; |

56 |
V58_zz25: int; |

57 |
V59_zz26: bool; |

58 |
V60_zz27: bool; |

59 |
V61_zz28: int; |

60 |
V62_zz29: int; |

61 |
V63_zz30: bool; |

62 |
V64_zz31: bool; |

63 |
V65_zz32: int; |

64 |
V66_zz33: bool; |

65 |
V67_zz34: int; |

66 |
V68_zz35: int; |

67 |
V69_zz36: bool; |

68 |
V70_zz37: bool; |

69 |
V71_zz38: int; |

70 |
V72_zz39: bool; |

71 |
V73_zz40: int; |

72 |
V74_zz41: int; |

73 |
V75_zz42: bool; |

74 |
V76_zz43: bool; |

75 |
V77_zz44: int; |

76 |
V78_zz45: int; |

77 |
V79_zz46: int; |

78 |
V80_zz47: bool; |

79 |
V81_zz48: bool; |

80 |
V82_zz49: int; |

81 |
V83_zz50: int; |

82 |
V84_zz51: int; |

83 |
V85_zz52: bool; |

84 |
V86_zz53: int; |

85 |
V87_zz54: int; |

86 |
V88_zz55: int; |

87 |
V89_zz56: bool; |

88 |
V90_zz57: bool; |

89 |
V91_zz58: int; |

90 |
V92_zz59: int; |

91 |
V93_zz60: int; |

92 |
V94_zz61: int; |

93 |
V95_zz62: int; |

94 |
V96_zz63: int; |

95 |
V97_zz64: bool; |

96 |
V98_zz65: bool; |

97 |
V99_zz66: int; |

98 |
V100_zz67: int; |

99 |
V101_zz68: int; |

100 |
V102_zz69: int; |

101 |
V103_zz70: int; |

102 |
V104_zz71: int; |

103 |
V105_zz72: bool; |

104 |
V106_zz74: int; |

105 |
V107_zz75: int; |

106 |
V108_zz76: int; |

107 |
V109_zz77: int; |

108 |
V110_zz78: int; |

109 |
V111_zz79: int; |

110 |
V112_zz80: int; |

111 |
V113_zz81: int; |

112 |
V114_zz82: bool; |

113 |
V115_zz83: int; |

114 |
V116_zz84: int; |

115 |
V117_zz85: int; |

116 |
V118_zz86: int; |

117 |
V119_zz87: bool; |

118 |
V120_zz88: bool; |

119 |
V121_zz89: int; |

120 |
V122_zz90: bool; |

121 |
V123_zz91: int; |

122 |
V124_zz92: int; |

123 |
V125_zz93: bool; |

124 |
V126_zz94: bool; |

125 |
V127_zz95: int; |

126 |
V128_zz96: bool; |

127 |
V129_zz97: int; |

128 |
V130_zz98: int; |

129 |
V131_zz99: bool; |

130 |
V132_zz100: bool; |

131 |
V133_zz101: int; |

132 |
V134_zz102: int; |

133 |
V135_zz103: int; |

134 |
V136_zz104: bool; |

135 |
V137_zz105: bool; |

136 |
V138_zz106: int; |

137 |
V139_zz107: bool; |

138 |
V140_zz108: int; |

139 |
V141_zz109: int; |

140 |
V142_zz110: int; |

141 |
V143_zz111: int; |

142 |
V144_zz112: bool; |

143 |
V145_zz113: int; |

144 |
V146_zz114: int; |

145 |
V147_zz115: int; |

146 |
V148_zz116: bool; |

147 |
V149_zz117: bool; |

148 |
V150_zz118: int; |

149 |
V151_zz119: int; |

150 |
V152_zz120: int; |

151 |
V153_zz121: int; |

152 |
V154_zz122: int; |

153 |
V155_zz123: int; |

154 |
V156_zz124: int; |

155 |
V157_zz125: int; |

156 |
V158_zz126: int; |

157 |
V159_zz127: int; |

158 |
V160_zz128: bool; |

159 |
V161_zz129: int; |

160 |
V162_zz130: int; |

161 |
V163_zz131: int; |

162 |
V164_zz132: int; |

163 |
V165_zz133: bool; |

164 |
V166_zz134: int; |

165 |
V167_zz135: int; |

166 |
V168_zz136: int; |

167 |
V169_zz137: int; |

168 |
V170_zz138: bool; |

169 |
V171_zz139: bool; |

170 |
V172_zz140: int; |

171 |
V173_zz141: bool; |

172 |
V174_zz142: int; |

173 |
V175_zz143: int; |

174 |
V176_zz144: bool; |

175 |
V177_zz145: bool; |

176 |
V178_zz146: int; |

177 |
V179_zz147: int; |

178 |
V180_zz148: int; |

179 |
V181_zz149: int; |

180 |
V182_zz150: int; |

181 |
V183_zz151: bool; |

182 |
V184_zz152: bool; |

183 |
V185_zz153: int; |

184 |
V186_zz154: int; |

185 |
V187_zz155: bool; |

186 |
V188_zz156: int; |

187 |
V189_zz157: int; |

188 |
V190_zz158: bool; |

189 |
V193_zz161: int; |

190 |
V194_zz162: bool; |

191 |
V198_zz166: int; |

192 |
V199_zz167: int; |

193 |
V200_zz168: int; |

194 |
V201_zz169: int; |

195 |
V202_zz170: int; |

196 |
V203_zz171: bool; |

197 |
V204_zz172: int; |

198 |
V205_zz173: int; |

199 |
V206_zz174: int; |

200 |
V207_zz175: int; |

201 |
V208_zz176: int; |

202 |
V209_zz177: bool; |

203 |
V211_zz179: bool; |

204 |
V212_zz180: bool; |

205 |
V213_zz181: bool; |

206 |
V214_zz182: bool; |

207 |
V216_zz184: bool; |

208 |
V217_zz185: bool; |

209 |
V218_zz186: bool; |

210 |
V219_zz187: bool; |

211 |
V220_zz188: bool; |

212 |
V221_zz189: bool; |

213 |
V222_zz190: real; |

214 |
V223_zz191: bool; |

215 |
V224_zz192: bool; |

216 |
V225_zz193: bool; |

217 |
V226_zz194: bool; |

218 |
V227_zz195: bool; |

219 |
V228_zz196: bool; |

220 |
V229_zz197: bool; |

221 |
V230_zz198: bool; |

222 |
V231_zz199: bool; |

223 |
V232_zz200: bool; |

224 |
V233_zz201: bool; |

225 |
V234_zz202: bool; |

226 |
V235_zz203: bool; |

227 |
V236_zz204: real; |

228 |
V237_zz205: real; |

229 |
V238_zz206: bool; |

230 |
V239_zz207: bool; |

231 |
V240_zz208: bool; |

232 |
V241_zz209: bool; |

233 |
V242_zz210: bool; |

234 |
V243_zz211: real; |

235 |
V244_zz212: bool; |

236 |
V245_zz213: bool; |

237 |
V246_zz214: bool; |

238 |
V247_zz215: bool; |

239 |
V248_zz216: bool; |

240 |
V249_zz217: bool; |

241 |
V250_zz218: real; |

242 |
V251_zz219: real; |

243 |
V252_zz220: real; |

244 |
V253_zz221: real; |

245 |
V254_zz222: real; |

246 |
V255_zz223: real; |

247 |
V256_zz224: real; |

248 |
V257_zz225: real; |

249 |
V258_zz226: real; |

250 |
V259_zz227: real; |

251 |
V260_zz228: real; |

252 |
V261_zz229: real; |

253 |
V262_zz230: real; |

254 |
V263_zz231: bool; |

255 |
V264_zz232: bool; |

256 |
V265_zz233: bool; |

257 |
V266_zz234: bool; |

258 |
V267_zz235: bool; |

259 |
V268_zz236: bool; |

260 |
V269_zz237: bool; |

261 |
V270_zz238: bool; |

262 |
V271_zz239: bool; |

263 | |

264 |
let |

265 |
OK = ((V106_zz74 = 4) or ((V106_zz74 = 5) or (V106_zz74 = 6))); |

266 |
V11_mode = (if V187_zz155 then V186_zz154 else V182_zz150); |

267 |
V14_VRP1 = (V264_zz232 and V263_zz231); |

268 |
V15_VRP2 = (V266_zz234 and V265_zz233); |

269 |
V16_CP8a = ((not V194_zz162) or V233_zz201); |

270 |
V17_VRP3 = (not V269_zz237); |

271 |
V18_VRP4 = ((V270_zz238 or V227_zz195) or V271_zz239); |

272 |
V19_SP4 = ((not V235_zz203) or V226_zz194); |

273 |
V20_SP5 = ((not V241_zz209) or V238_zz206); |

274 |
V21_SP6 = ((not V248_zz216) or V239_zz207); |

275 |
V22_SP7 = ((not V249_zz217) or V240_zz208); |

276 |
V23_SP3b = ((not V230_zz198) or V232_zz200); |

277 |
V25_SP3 = ((not V230_zz198) or V227_zz195); |

278 |
V26_SP3a = ((not (not V241_zz209)) or (not V231_zz199)); |

279 |
V27_SP2 = ((not (not V233_zz201)) or V219_zz187); |

280 |
V28_SP1 = ((not (not V218_zz186)) or V219_zz187); |

281 |
V29_SP8 = ((not V242_zz210) or V244_zz212); |

282 |
V30_SP9 = ((not V246_zz214) or V247_zz215); |

283 |
V31_SP10 = ((not V223_zz191) or V224_zz192); |

284 |
V32_SP11 = ((not V225_zz193) or V226_zz194); |

285 |
V34_zz1 = (true -> (if (pre V249_zz217) then false else (pre V34_zz1))); |

286 |
V35_zz2 = ((if (V34_zz1 and (not V249_zz217)) then 0.000000E+00 else ( |

287 |
V254_zz222 + 5.000000E-02)) -> (if (V34_zz1 and (not V249_zz217)) then |

288 |
0.000000E+00 else (if V249_zz217 then (V254_zz222 + 5.000000E-02) else (pre |

289 |
V35_zz2)))); |

290 |
V37_zz4 = (true -> (if (pre V248_zz216) then false else (pre V37_zz4))); |

291 |
V38_zz5 = ((if (V37_zz4 and (not V248_zz216)) then 0.000000E+00 else ( |

292 |
V254_zz222 - 5.000000E-02)) -> (if (V37_zz4 and (not V248_zz216)) then |

293 |
0.000000E+00 else (if V248_zz216 then (V254_zz222 - 5.000000E-02) else (pre |

294 |
V38_zz5)))); |

295 |
V39_zz6 = (if (not (V82_zz49 = 4)) then 4 else V82_zz49); |

296 |
V40_zz7 = (if (not (V82_zz49 = 4)) then 4 else V79_zz46); |

297 |
V41_zz8 = (if (V78_zz45 = 5) then 3 else V78_zz45); |

298 |
V42_zz9 = (if (not (V77_zz44 = 4)) then 4 else V77_zz44); |

299 |
V43_zz10 = (if (not (V77_zz44 = 4)) then 4 else V74_zz41); |

300 |
V44_zz11 = (if (V73_zz40 = 6) then 3 else V73_zz40); |

301 |
V45_zz12 = (if (not (V71_zz38 = 6)) then 6 else V71_zz38); |

302 |
V46_zz13 = (if (not (V71_zz38 = 6)) then 5 else V68_zz35); |

303 |
V47_zz14 = (if (V67_zz34 = 4) then 3 else V67_zz34); |

304 |
V48_zz15 = (if (V67_zz34 = 4) then false else V66_zz33); |

305 |
V49_zz16 = (if (not (V65_zz32 = 5)) then 5 else V65_zz32); |

306 |
V50_zz17 = (if (not (V65_zz32 = 5)) then 6 else V62_zz29); |

307 |
V51_zz18 = (if (V61_zz28 = 4) then 3 else V61_zz28); |

308 |
V52_zz19 = (if (V61_zz28 = 4) then false else V60_zz27); |

309 |
V53_zz20 = (if (not (V58_zz25 = 4)) then 4 else V58_zz25); |

310 |
V54_zz21 = (if (not (V58_zz25 = 4)) then 4 else V141_zz109); |

311 |
V55_zz22 = (if (V140_zz108 = 4) then 3 else V140_zz108); |

312 |
V56_zz23 = (if (V140_zz108 = 4) then false else V139_zz107); |

313 |
V57_zz24 = ((V140_zz108 = 4) and ((if ((V217_zz185 = true) = false) then 0 |

314 |
else 1) <> 0)); |

315 |
V58_zz25 = (if V57_zz24 then V55_zz22 else V140_zz108); |

316 |
V59_zz26 = (if V57_zz24 then V56_zz23 else V139_zz107); |

317 |
V60_zz27 = (if V57_zz24 then true else V59_zz26); |

318 |
V61_zz28 = (if V57_zz24 then V53_zz20 else V58_zz25); |

319 |
V62_zz29 = (if V57_zz24 then V54_zz21 else V141_zz109); |

320 |
V63_zz30 = ((V61_zz28 = 4) and (((if ((V203_zz171 = true) = false) then 0 |

321 |
else 1) <> 0) and (not V57_zz24))); |

322 |
V64_zz31 = (V63_zz30 or V57_zz24); |

323 |
V65_zz32 = (if V63_zz30 then V51_zz18 else V61_zz28); |

324 |
V66_zz33 = (if V63_zz30 then V52_zz19 else V60_zz27); |

325 |
V67_zz34 = (if V63_zz30 then V49_zz16 else V65_zz32); |

326 |
V68_zz35 = (if V63_zz30 then V50_zz17 else V62_zz29); |

327 |
V69_zz36 = ((V67_zz34 = 4) and (((if ((V209_zz177 = true) = false) then 0 |

328 |
else 1) <> 0) and (not V64_zz31))); |

329 |
V70_zz37 = (V69_zz36 or V64_zz31); |

330 |
V71_zz38 = (if V69_zz36 then V47_zz14 else V67_zz34); |

331 |
V72_zz39 = (if V69_zz36 then V48_zz15 else V66_zz33); |

332 |
V73_zz40 = (if V69_zz36 then V45_zz12 else V71_zz38); |

333 |
V74_zz41 = (if V69_zz36 then V46_zz13 else V68_zz35); |

334 |
V75_zz42 = ((V73_zz40 = 6) and (((if ((V209_zz177 = false) = false) then 0 |

335 |
else 1) <> 0) and (not V70_zz37))); |

336 |
V76_zz43 = (V75_zz42 or V70_zz37); |

337 |
V77_zz44 = (if V75_zz42 then V44_zz11 else V73_zz40); |

338 |
V78_zz45 = (if V75_zz42 then V42_zz9 else V77_zz44); |

339 |
V79_zz46 = (if V75_zz42 then V43_zz10 else V74_zz41); |

340 |
V80_zz47 = ((V78_zz45 = 5) and (((if ((V203_zz171 = false) = false) then 0 |

341 |
else 1) <> 0) and (not V76_zz43))); |

342 |
V81_zz48 = (V80_zz47 or V76_zz43); |

343 |
V82_zz49 = (if V80_zz47 then V41_zz8 else V78_zz45); |

344 |
V83_zz50 = (if V80_zz47 then V39_zz6 else V82_zz49); |

345 |
V84_zz51 = (if V80_zz47 then V40_zz7 else V79_zz46); |

346 |
V85_zz52 = (if ((not V81_zz48) and (V83_zz50 = 4)) then false else V72_zz39); |

347 |
V86_zz53 = (if (not (V88_zz55 = 4)) then 4 else V88_zz55); |

348 |
V87_zz54 = (if (not (V88_zz55 = 4)) then 4 else V135_zz103); |

349 |
V88_zz55 = (if (not ((V138_zz106 >= 3) and (V138_zz106 <= 6))) then 3 else |

350 |
V138_zz106); |

351 |
V89_zz56 = ((not ((V138_zz106 >= 3) and (V138_zz106 <= 6))) and ((V88_zz55 >= |

352 |
3) and (V88_zz55 <= 6))); |

353 |
V90_zz57 = ((V91_zz58 = 4) or ((V91_zz58 = 5) or (V91_zz58 = 6))); |

354 |
V91_zz58 = (if V89_zz56 then V86_zz53 else V88_zz55); |

355 |
V92_zz59 = (if V89_zz56 then V87_zz54 else V135_zz103); |

356 |
V93_zz60 = (if (V134_zz102 = 7) then 2 else V134_zz102); |

357 |
V94_zz61 = (if (not (V96_zz63 = 4)) then 4 else V96_zz63); |

358 |
V95_zz62 = (if (not (V96_zz63 = 4)) then 4 else V130_zz98); |

359 |
V96_zz63 = (if (not ((V133_zz101 >= 3) and (V133_zz101 <= 6))) then 3 else |

360 |
V133_zz101); |

361 |
V97_zz64 = ((not ((V133_zz101 >= 3) and (V133_zz101 <= 6))) and ((V96_zz63 >= |

362 |
3) and (V96_zz63 <= 6))); |

363 |
V98_zz65 = ((V99_zz66 = 4) or ((V99_zz66 = 5) or (V99_zz66 = 6))); |

364 |
V99_zz66 = (if V97_zz64 then V94_zz61 else V96_zz63); |

365 |
V100_zz67 = (if V97_zz64 then V95_zz62 else V130_zz98); |

366 |
V101_zz68 = (if (V129_zz97 = 8) then 2 else V129_zz97); |

367 |
V102_zz69 = (if (not (V104_zz71 = 4)) then 4 else V104_zz71); |

368 |
V103_zz70 = (if (not (V104_zz71 = 4)) then 4 else V124_zz92); |

369 |
V104_zz71 = (if (not ((V127_zz95 >= 3) and (V127_zz95 <= 6))) then 3 else |

370 |
V127_zz95); |

371 |
V105_zz72 = ((not ((V127_zz95 >= 3) and (V127_zz95 <= 6))) and ((V104_zz71 >= |

372 |
3) and (V104_zz71 <= 6))); |

373 |
V106_zz74 = (if V105_zz72 then V102_zz69 else V104_zz71); |

374 |
V107_zz75 = (if V105_zz72 then V103_zz70 else V124_zz92); |

375 |
V108_zz76 = (if (V123_zz91 = 8) then 2 else V123_zz91); |

376 |
V109_zz77 = (if (not (V121_zz89 = 8)) then 8 else V121_zz89); |

377 |
V110_zz78 = (if (not (V121_zz89 = 8)) then 3 else V180_zz148); |

378 |
V111_zz79 = (if (V116_zz84 = 6) then 3 else V116_zz84); |

379 |
V112_zz80 = (if (V115_zz83 = 5) then 3 else V115_zz83); |

380 |
V113_zz81 = (if (V179_zz147 = 4) then 3 else V179_zz147); |

381 |
V114_zz82 = (if (V179_zz147 = 4) then false else V173_zz141); |

382 |
V115_zz83 = (if ((V179_zz147 >= 3) and (V179_zz147 <= 6)) then V113_zz81 else |

383 |
V179_zz147); |

384 |
V116_zz84 = (if ((V179_zz147 >= 3) and (V179_zz147 <= 6)) then V112_zz80 else |

385 |
V115_zz83); |

386 |
V117_zz85 = (if ((V179_zz147 >= 3) and (V179_zz147 <= 6)) then V111_zz79 else |

387 |
V116_zz84); |

388 |
V118_zz86 = (if ((V179_zz147 >= 3) and (V179_zz147 <= 6)) then 2 else |

389 |
V117_zz85); |

390 |
V119_zz87 = (if ((V179_zz147 >= 3) and (V179_zz147 <= 6)) then V114_zz82 else |

391 |
V173_zz141); |

392 |
V120_zz88 = (((V179_zz147 >= 3) and (V179_zz147 <= 6)) and (not V218_zz186)); |

393 |
V121_zz89 = (if V120_zz88 then V118_zz86 else V179_zz147); |

394 |
V122_zz90 = (if V120_zz88 then V119_zz87 else V173_zz141); |

395 |
V123_zz91 = (if V120_zz88 then V109_zz77 else V121_zz89); |

396 |
V124_zz92 = (if V120_zz88 then V110_zz78 else V180_zz148); |

397 |
V125_zz93 = ((V123_zz91 = 8) and ((((if ((V217_zz185 = true) = false) then 0 |

398 |
else 1) <> 0) and ((if ((V218_zz186 = true) = false) then 0 else 1) <> 0)) |

399 |
and (not V120_zz88))); |

400 |
V126_zz94 = (V125_zz93 or V120_zz88); |

401 |
V127_zz95 = (if V125_zz93 then V108_zz76 else V123_zz91); |

402 |
V128_zz96 = (if V125_zz93 then true else V122_zz90); |

403 |
V129_zz97 = (if V125_zz93 then V106_zz74 else V127_zz95); |

404 |
V130_zz98 = (if V125_zz93 then V107_zz75 else V124_zz92); |

405 |
V131_zz99 = ((V129_zz97 = 8) and ((((if ((V212_zz180 = true) = false) then 0 |

406 |
else 1) <> 0) and ((if ((V218_zz186 = true) = false) then 0 else 1) <> 0)) |

407 |
and (not V126_zz94))); |

408 |
V132_zz100 = (V131_zz99 or V126_zz94); |

409 |
V133_zz101 = (if V131_zz99 then V101_zz68 else V129_zz97); |

410 |
V134_zz102 = (if V131_zz99 then V99_zz66 else V133_zz101); |

411 |
V135_zz103 = (if V131_zz99 then V100_zz67 else V130_zz98); |

412 |
V136_zz104 = ((V134_zz102 = 7) and ((((if ((V217_zz185 = true) = false) then |

413 |
0 else 1) <> 0) and ((if ((V218_zz186 = true) = false) then 0 else 1) <> 0)) |

414 |
and (not V132_zz100))); |

415 |
V137_zz105 = (V136_zz104 or V132_zz100); |

416 |
V138_zz106 = (if V136_zz104 then V93_zz60 else V134_zz102); |

417 |
V139_zz107 = (if V136_zz104 then true else V128_zz96); |

418 |
V140_zz108 = (if V136_zz104 then V91_zz58 else V138_zz106); |

419 |
V141_zz109 = (if V136_zz104 then V92_zz59 else V135_zz103); |

420 |
V142_zz110 = (if ((not V137_zz105) and ((V140_zz108 >= 3) and (V140_zz108 <= |

421 |
6))) then V83_zz50 else V140_zz108); |

422 |
V143_zz111 = (if ((not V137_zz105) and ((V140_zz108 >= 3) and (V140_zz108 <= |

423 |
6))) then V84_zz51 else V141_zz109); |

424 |
V144_zz112 = (if ((not V137_zz105) and ((V140_zz108 >= 3) and (V140_zz108 <= |

425 |
6))) then V85_zz52 else V139_zz107); |

426 |
V145_zz113 = (if (not (V147_zz115 = 7)) then 7 else V147_zz115); |

427 |
V146_zz114 = (if (not (V147_zz115 = 7)) then 2 else V175_zz143); |

428 |
V147_zz115 = (if (not ((V178_zz146 >= 2) and (V178_zz146 <= 8))) then 2 else |

429 |
V178_zz146); |

430 |
V148_zz116 = ((not ((V178_zz146 >= 2) and (V178_zz146 <= 8))) and (( |

431 |
V147_zz115 >= 2) and (V147_zz115 <= 8))); |

432 |
V149_zz117 = (((V150_zz118 >= 3) and (V150_zz118 <= 6)) or ((V150_zz118 = 7) |

433 |
or (V150_zz118 = 8))); |

434 |
V150_zz118 = (if V148_zz116 then V145_zz113 else V147_zz115); |

435 |
V151_zz119 = (if V148_zz116 then V146_zz114 else V175_zz143); |

436 |
V152_zz120 = (if (V174_zz142 = 1) then 0 else V174_zz142); |

437 |
V153_zz121 = (if (not (V172_zz140 = 1)) then 1 else V172_zz140); |

438 |
V154_zz122 = (if (not (V172_zz140 = 1)) then 1 else V189_zz157); |

439 |
V155_zz123 = (if (V167_zz135 = 8) then 2 else V167_zz135); |

440 |
V156_zz124 = (if (V166_zz134 = 7) then 2 else V166_zz134); |

441 |
V157_zz125 = (if (V162_zz130 = 6) then 3 else V162_zz130); |

442 |
V158_zz126 = (if (V161_zz129 = 5) then 3 else V161_zz129); |

443 |
V159_zz127 = (if (V188_zz156 = 4) then 3 else V188_zz156); |

444 |
V160_zz128 = (if (V188_zz156 = 4) then false else V190_zz158); |

445 |
V161_zz129 = (if ((V188_zz156 >= 3) and (V188_zz156 <= 6)) then V159_zz127 |

446 |
else V188_zz156); |

447 |
V162_zz130 = (if ((V188_zz156 >= 3) and (V188_zz156 <= 6)) then V158_zz126 |

448 |
else V161_zz129); |

449 |
V163_zz131 = (if ((V188_zz156 >= 3) and (V188_zz156 <= 6)) then V157_zz125 |

450 |
else V162_zz130); |

451 |
V164_zz132 = (if ((V188_zz156 >= 3) and (V188_zz156 <= 6)) then 2 else |

452 |
V163_zz131); |

453 |
V165_zz133 = (if ((V188_zz156 >= 3) and (V188_zz156 <= 6)) then V160_zz128 |

454 |
else V190_zz158); |

455 |
V166_zz134 = (if ((V188_zz156 >= 2) and (V188_zz156 <= 8)) then V164_zz132 |

456 |
else V188_zz156); |

457 |
V167_zz135 = (if ((V188_zz156 >= 2) and (V188_zz156 <= 8)) then V156_zz124 |

458 |
else V166_zz134); |

459 |
V168_zz136 = (if ((V188_zz156 >= 2) and (V188_zz156 <= 8)) then V155_zz123 |

460 |
else V167_zz135); |

461 |
V169_zz137 = (if ((V188_zz156 >= 2) and (V188_zz156 <= 8)) then 0 else |

462 |
V168_zz136); |

463 |
V170_zz138 = (if ((V188_zz156 >= 2) and (V188_zz156 <= 8)) then V165_zz133 |

464 |
else V190_zz158); |

465 |
V171_zz139 = (((V188_zz156 >= 2) and (V188_zz156 <= 8)) and (not onOff)); |

466 |
V172_zz140 = (if V171_zz139 then V169_zz137 else V188_zz156); |

467 |
V173_zz141 = (if V171_zz139 then V170_zz138 else V190_zz158); |

468 |
V174_zz142 = (if V171_zz139 then V153_zz121 else V172_zz140); |

469 |
V175_zz143 = (if V171_zz139 then V154_zz122 else V189_zz157); |

470 |
V176_zz144 = ((V174_zz142 = 1) and (onOff and (not V171_zz139))); |

471 |
V177_zz145 = (V176_zz144 or V171_zz139); |

472 |
V178_zz146 = (if V176_zz144 then V152_zz120 else V174_zz142); |

473 |
V179_zz147 = (if V176_zz144 then V150_zz118 else V178_zz146); |

474 |
V180_zz148 = (if V176_zz144 then V151_zz119 else V175_zz143); |

475 |
V181_zz149 = (if ((not V177_zz145) and ((V179_zz147 >= 2) and (V179_zz147 <= |

476 |
8))) then V142_zz110 else V179_zz147); |

477 |
V182_zz150 = (if ((not V177_zz145) and ((V179_zz147 >= 2) and (V179_zz147 <= |

478 |
8))) then V143_zz111 else V180_zz148); |

479 |
V183_zz151 = (if ((not V177_zz145) and ((V179_zz147 >= 2) and (V179_zz147 <= |

480 |
8))) then V144_zz112 else V173_zz141); |

481 |
V184_zz152 = ((V185_zz153 = 1) or ((V185_zz153 >= 2) and (V185_zz153 <= 8))); |

482 |
V185_zz153 = (if (not (V188_zz156 = 1)) then 1 else V188_zz156); |

483 |
V186_zz154 = (if (not (V188_zz156 = 1)) then 1 else V189_zz157); |

484 |
V187_zz155 = (true -> (if (pre true) then false else (pre V187_zz155))); |

485 |
V188_zz156 = (0 -> (pre V193_zz161)); |

486 |
V189_zz157 = (0 -> (pre V11_mode)); |

487 |
V190_zz158 = (false -> (pre V194_zz162)); |

488 |
V193_zz161 = (if V187_zz155 then V185_zz153 else V181_zz149); |

489 |
V194_zz162 = (if V187_zz155 then V190_zz158 else V183_zz151); |

490 |
V198_zz166 = (if (0 >= V200_zz168) then 0 else V200_zz168); |

491 |
V199_zz167 = (V201_zz169 + 1); |

492 |
V200_zz168 = (if accelResume then V199_zz167 else 0); |

493 |
V201_zz169 = (0 -> (pre V202_zz170)); |

494 |
V202_zz170 = (if (V198_zz166 <= 20) then V198_zz166 else 20); |

495 |
V203_zz171 = (V202_zz170 = 20); |

496 |
V204_zz172 = (if (0 >= V206_zz174) then 0 else V206_zz174); |

497 |
V205_zz173 = (V207_zz175 + 1); |

498 |
V206_zz174 = (if decelSet then V205_zz173 else 0); |

499 |
V207_zz175 = (0 -> (pre V208_zz176)); |

500 |
V208_zz176 = (if (V204_zz172 <= 20) then V204_zz172 else 20); |

501 |
V209_zz177 = (V208_zz176 = 20); |

502 |
V211_zz179 = (true -> (pre accelResume)); |

503 |
V212_zz180 = ((not V211_zz179) and accelResume); |

504 |
V213_zz181 = (carGear = 3); |

505 |
V214_zz182 = (carSpeed >= 1.500000E+01); |

506 |
V216_zz184 = (true -> (pre decelSet)); |

507 |
V217_zz185 = ((not V216_zz184) and decelSet); |

508 |
V218_zz186 = (((((not cancel) and (not brakePedal)) and V213_zz181) and |

509 |
V214_zz182) and validInputs); |

510 |
V219_zz187 = (V236_zz204 = 0.000000E+00); |

511 |
V220_zz188 = (V222_zz190 <> 1.000000E+02); |

512 |
V221_zz189 = (false -> (pre V249_zz217)); |

513 |
V222_zz190 = (if (V253_zz221 < 0.000000E+00) then 0.000000E+00 else (if ( |

514 |
V253_zz221 > 1.000000E+02) then 1.000000E+02 else V253_zz221)); |

515 |
V223_zz191 = (V221_zz189 and V220_zz188); |

516 |
V224_zz192 = (V243_zz211 > V222_zz190); |

517 |
V225_zz193 = (V222_zz190 <> 0.000000E+00); |

518 |
V226_zz194 = (V222_zz190 >= 1.500000E+01); |

519 |
V227_zz195 = (V222_zz190 = 0.000000E+00); |

520 |
V228_zz196 = (V11_mode = 2); |

521 |
V229_zz197 = (V11_mode = 1); |

522 |
V230_zz198 = (V229_zz197 or V228_zz196); |

523 |
V231_zz199 = ((if (V194_zz162 = false) then 0.000000E+00 else 1.000000E+00) = |

524 |
1.000000E+00); |

525 |
V232_zz200 = (V255_zz223 = 0.000000E+00); |

526 |
V233_zz201 = ((V241_zz209 or V248_zz216) or V249_zz217); |

527 |
V234_zz202 = (V11_mode = 3); |

528 |
V235_zz203 = (V233_zz201 or V234_zz202); |

529 |
V236_zz204 = (if V233_zz201 then V258_zz226 else 0.000000E+00); |

530 |
V237_zz205 = (0.000000E+00 -> (pre V236_zz204)); |

531 |
V238_zz206 = (V237_zz205 = V236_zz204); |

532 |
V239_zz207 = (V243_zz211 <= V222_zz190); |

533 |
V240_zz208 = (V243_zz211 >= V222_zz190); |

534 |
V241_zz209 = (V11_mode = 4); |

535 |
V242_zz210 = (false -> (pre V241_zz209)); |

536 |
V243_zz211 = (0.000000E+00 -> (pre V222_zz190)); |

537 |
V244_zz212 = (V243_zz211 = V222_zz190); |

538 |
V245_zz213 = (false -> (pre V248_zz216)); |

539 |
V246_zz214 = (V245_zz213 and (not V225_zz193)); |

540 |
V247_zz215 = (V243_zz211 < V222_zz190); |

541 |
V248_zz216 = (V11_mode = 5); |

542 |
V249_zz217 = (V11_mode = 6); |

543 |
V250_zz218 = (if V248_zz216 then V38_zz5 else V252_zz220); |

544 |
V251_zz219 = (if V234_zz202 then V254_zz222 else 0.000000E+00); |

545 |
V252_zz220 = (if V241_zz209 then V254_zz222 else V251_zz219); |

546 |
V253_zz221 = (if V194_zz162 then carSpeed else V255_zz223); |

547 |
V254_zz222 = (0.000000E+00 -> (pre V222_zz190)); |

548 |
V255_zz223 = (if V249_zz217 then V35_zz2 else V250_zz218); |

549 |
V256_zz224 = (0.000000E+00 -> (pre V236_zz204)); |

550 |
V257_zz225 = (V262_zz230 + V256_zz224); |

551 |
V258_zz226 = (if (V257_zz225 < 0.000000E+00) then 0.000000E+00 else (if ( |

552 |
V257_zz225 > 1.000000E+02) then 1.000000E+02 else V257_zz225)); |

553 |
V259_zz227 = (V222_zz190 - carSpeed); |

554 |
V260_zz228 = (V259_zz227 * 1.000000E+00); |

555 |
V261_zz229 = (if (V260_zz228 < -1.000000E+01) then -1.000000E+01 else (if ( |

556 |
V260_zz228 > 1.000000E+01) then 1.000000E+01 else V260_zz228)); |

557 |
V262_zz230 = (V261_zz229 / 2.000000E+01); |

558 |
V263_zz231 = (V236_zz204 <= 1.000000E+02); |

559 |
V264_zz232 = (V236_zz204 >= 0.000000E+00); |

560 |
V265_zz233 = (V222_zz190 <= 1.000000E+02); |

561 |
V266_zz234 = (V222_zz190 >= 0.000000E+00); |

562 |
V267_zz235 = (V222_zz190 < 0.000000E+00); |

563 |
V268_zz236 = (V222_zz190 > 0.000000E+00); |

564 |
V269_zz237 = (V268_zz236 and V267_zz235); |

565 |
V270_zz238 = (V222_zz190 = V243_zz211); |

566 |
V271_zz239 = (V222_zz190 = carSpeed); |

567 |
tel |

568 |