Project

General

Profile

Revision 27332198 src/tools/importer/vhdl_to_lustre.ml

View differences:

src/tools/importer/vhdl_to_lustre.ml
29 29
let _ = fun (_ : vhdl_process_t)  -> () 
30 30
let _ = fun (_ : vhdl_selected_signal_t)  -> () 
31 31
let _ = fun (_ : vhdl_port_mode_t)  -> () 
32
let _ = fun (_ : vhdl_component_instantiation_t)  -> ()
32 33
let _ = fun (_ : vhdl_concurrent_stmt_t)  -> () 
33 34
let _ = fun (_ : vhdl_port_t)  -> () 
34 35
let _ = fun (_ : vhdl_entity_t)  -> () 
......
67 68
    method virtual  vhdl_subprogram_spec_t : vhdl_subprogram_spec_t -> vhdl_subprogram_spec_t
68 69
    method virtual  vhdl_discrete_range_t : vhdl_discrete_range_t -> vhdl_discrete_range_t
69 70
    method virtual  vhdl_parameter_t : vhdl_parameter_t -> vhdl_parameter_t
71
    method virtual  vhdl_component_instantiation_t : vhdl_component_instantiation_t -> vhdl_component_instantiation_t
70 72
    method virtual  vhdl_concurrent_stmt_t : vhdl_concurrent_stmt_t -> vhdl_concurrent_stmt_t
71 73
    method virtual  vhdl_declaration_t : vhdl_declaration_t -> vhdl_declaration_t
72 74
    method virtual  vhdl_architecture_t : vhdl_architecture_t -> vhdl_architecture_t
......
400 402
    method vhdl_port_mode_t : vhdl_port_mode_t -> vhdl_port_mode_t=
401 403
      fun x  -> x
402 404

  
405
    method vhdl_component_instantiation_t :
406
      vhdl_component_instantiation_t -> vhdl_component_instantiation_t=
407
      fun { name; inst_unit; generic_map; port_map }  ->
408
        let name = self#vhdl_name_t name  in
409
        let inst_unit = self#vhdl_name_t inst_unit  in
410
        let generic_map = self#option self#vhdl_assoc_element_t generic_map
411
           in
412
        let port_map = self#option self#vhdl_assoc_element_t port_map  in
413
        { name; inst_unit; generic_map; port_map }
414

  
403 415
    method vhdl_concurrent_stmt_t :
404 416
      vhdl_concurrent_stmt_t -> vhdl_concurrent_stmt_t=
405 417
      fun x  ->
......
407 419
        | SigAssign a -> let a = self#vhdl_conditional_signal_t a  in SigAssign a
408 420
        | Process a -> let a = self#vhdl_process_t a  in Process a
409 421
        | SelectedSig a -> let a = self#vhdl_selected_signal_t a  in SelectedSig a
422
        | ComponentInst a -> let a = self#vhdl_component_instantiation_t a  in ComponentInst a 
410 423

  
411 424
    method vhdl_port_t : vhdl_port_t -> vhdl_port_t=
412 425
      fun { names; mode; typ; expr }  ->

Also available in: Unified diff