Project

General

Profile

Revision 1f593d5d src/backends/VHDL/vhdl_ast.ml

View differences:

src/backends/VHDL/vhdl_ast.ml
254 254
type vhdl_signal_condition_t =
255 255
  {                            
256 256
    expr: vhdl_waveform_element_t list [@default []];              (* when expression *)
257
    cond: vhdl_expr_t [@default IsNull];  (* optional else case expression. 
257
    cond: vhdl_expr_t option [@default None];  (* optional else case expression. 
258 258
                                             If None, could be a latch  *)
259 259
  }
260 260
[@@deriving show { with_path = false }, yojson {strict = false}];;
......
272 272
    label: vhdl_name_t [@default NoName];
273 273
    lhs: vhdl_name_t;        (* assigned signal = target*)
274 274
    rhs: vhdl_signal_condition_t list;                   (* expression *)
275
    cond: vhdl_expr_t [@default IsNull];
276 275
    delay: vhdl_expr_t [@default IsNull];
277 276
  }
278 277
[@@deriving show { with_path = false }, yojson {strict = false}];;

Also available in: Unified diff