Project

General

Profile

Revision 08cbfc23 src/backends/VHDL/vhdl_2_mini_vhdl_map.ml

View differences:

src/backends/VHDL/vhdl_2_mini_vhdl_map.ml
154 154
            let assoc_list = self#list self#vhdl_assoc_element_t assoc_list in
155 155
            Function { id; assoc_list }
156 156
        | NoName  -> NoName
157
        | Open -> Open
157 158
 
158 159
    method to_string_vhdl_name_t : vhdl_name_t -> string=
159 160
      fun x  ->
......
166 167
        | Attribute { id; designator; expr } -> self#to_string_vhdl_name_t id
167 168
        | Function { id; assoc_list } -> self#to_string_vhdl_name_t id
168 169
        | NoName  -> "NoName"
170
        | Open -> "Open"
169 171

  
170 172
    method flatten_vhdl_name_t : vhdl_name_t -> vhdl_name_t=
171 173
      fun x  ->
......
333 335
              | _ -> mems)
334 336
        | Case { label; guard; branches } ->
335 337
            let case_branches_stmts = List.map (fun x -> x.when_stmt) branches in
336
            let case_assigned_signals = List.map self#mini_vhdl_sequential_stmt_t_assigned_signals_names (List.flatten (case_branches_stmts)) in
338
         (*   let case_assigned_signals = List.map self#mini_vhdl_sequential_stmt_t_assigned_signals_names (List.flatten (case_branches_stmts)) in *)
337 339
            let cases_memories = List.flatten (List.map (fun x -> List.flatten (List.map (self#memories assigned_signals []) x)) (case_branches_stmts)) in
338 340
            cases_memories@mems
339 341
        | _ -> mems
......
551 553
        let port_map = self#vhdl_assoc_element_t_resolve port_map entity_ports_names in *)
552 554
            Function { id; assoc_list }
553 555
        | NoName  -> NoName
556
        | Open -> Open
554 557

  
555 558
    method vhdl_assoc_element_t :
556 559
      vhdl_assoc_element_t -> vhdl_assoc_element_t=

Also available in: Unified diff