Revision ca7ff3f7
Added by Lélio Brun over 1 year ago
src/backends/VHDL/vhdl_test.ml | ||
---|---|---|
1 | 1 |
open Vhdl_ast |
2 | 2 |
|
3 |
let design1 = { |
|
4 |
packages = [{name = "typedef"; shared_defs = [Subtype{name = "byte"; definition = Bit_vector (7, 0)}]}]; |
|
5 |
libraries = [Use ["work";"typedef";"all"]]; |
|
6 |
entities = [{ name = "data_path"; |
|
7 |
generics = []; |
|
8 |
ports = [ |
|
9 |
{name = "clk"; kind = InPort; typ = Base "boolean"}; |
|
10 |
{name = "rst"; kind = InPort; typ = Base "boolean"}; |
|
11 |
{name = "s_1"; kind = InPort; typ = Base "boolean"}; |
|
12 |
{name = "s0"; kind = InPort; typ = Base "bit"}; |
|
13 |
{name = "s1"; kind = InPort; typ = Base "bit"}; |
|
14 |
{name = "d0"; kind = InPort; typ = Base "byte"}; |
|
15 |
{name = "d1"; kind = InPort; typ = Base "byte"}; |
|
16 |
{name = "d2"; kind = InPort; typ = Base "byte"}; |
|
17 |
{name = "d3"; kind = InPort; typ = Base "byte"}; |
|
18 |
{name = "q"; kind = OutPort; typ = Base "byte"}; |
|
19 |
|
|
20 |
]; |
|
21 |
}]; |
|
22 |
architectures = [{ |
|
23 |
name = "behavior"; |
|
24 |
entity = "data_path"; |
|
25 |
declarations = [ |
|
26 |
SigDecl { name = "reg"; typ = Base "byte"; init_val = None}; |
|
27 |
SigDecl { name = "shft"; typ = Base "byte"; init_val = None}; |
|
28 |
SigDecl { name = "sel"; typ = Bit_vector(1,0); init_val = None}; |
|
29 |
|
|
30 |
]; |
|
31 |
body = [ |
|
32 |
Process { |
|
33 |
id = None; |
|
34 |
active_sigs = ["clk"; "rst"]; |
|
35 |
body = [ |
|
36 |
If { |
|
37 |
if_cases = [ |
|
38 |
{ |
|
39 |
if_cond = Sig{ name = "rst"; att = None }; |
|
40 |
if_block = [ |
|
41 |
SigSeqAssign { lhs = "req"; rhs = Cst (CstBV("x", "00"))}; |
|
42 |
SigSeqAssign { lhs = "shft"; rhs = Cst (CstBV("x", "00"))}; |
|
43 |
]; |
|
44 |
}; |
|
45 |
{ |
|
46 |
if_cond = Op {id = "and"; args = [Sig{ name = "clk"; att = None }; |
|
47 |
Sig{ name = "clk"; att = Some (SigAtt "event") }]}; |
|
48 |
if_block = [ |
|
49 |
SigSeqAssign { lhs = "req"; rhs = Op { id = "&"; args = [ |
|
50 |
Sig{ name = "s0"; att = None }; |
|
51 |
Sig{ name = "s1"; att = None } |
|
52 |
] |
|
53 |
} |
|
54 |
}; |
|
55 |
Case { |
|
56 |
guard = Sig{ name = "sel"; att = None }; |
|
57 |
branches = [ |
|
58 |
{ |
|
59 |
when_cond = Cst (CstBV("b", "00")); |
|
60 |
when_stmt = SigSeqAssign { lhs = "req"; rhs = Sig{ name = "d0"; att = None }}; |
|
61 |
}; |
|
62 |
{ |
|
63 |
when_cond = Cst (CstBV("b", "10")); |
|
64 |
when_stmt = SigSeqAssign { lhs = "req"; rhs = Sig{ name = "d1"; att = None }}; |
|
65 |
}; |
|
66 |
{ |
|
67 |
when_cond = Cst (CstBV("b", "01")); |
|
68 |
when_stmt = SigSeqAssign { lhs = "req"; rhs = Sig{ name = "d2"; att = None }}; |
|
69 |
}; |
|
70 |
{ |
|
71 |
when_cond = Cst (CstBV("b", "11")); |
|
72 |
when_stmt = SigSeqAssign { lhs = "req"; rhs = Sig{ name = "d3"; att = None }}; |
|
73 |
}; |
|
74 |
|
|
75 |
] |
|
76 |
|
|
77 |
}; |
|
78 |
If { |
|
79 |
if_cases = [ |
|
80 |
{ |
|
81 |
if_cond = Sig{ name = "s_1"; att = None }; |
|
82 |
if_block = [ |
|
83 |
SigSeqAssign { |
|
84 |
lhs = "shft"; |
|
85 |
rhs = Op { id = "&"; |
|
86 |
args = [ |
|
87 |
SuffixMod { |
|
88 |
expr = Sig{ name = "shft"; att = None }; |
|
89 |
selection = Range (6,0); |
|
90 |
}; |
|
91 |
SuffixMod { |
|
92 |
expr = Sig{ name = "shft"; att = None }; |
|
93 |
selection = Idx 7; |
|
94 |
} |
|
95 |
] |
|
96 |
} |
|
97 |
}; |
|
98 |
]; |
|
99 |
}; |
|
100 |
]; |
|
101 |
default = Some [ |
|
102 |
SigSeqAssign { lhs = "shft"; rhs = Var "reg"}; |
|
103 |
] |
|
104 |
}; |
|
105 |
]; |
|
106 |
}; |
|
107 |
|
|
108 |
]; |
|
109 |
default = None; |
|
110 |
} |
|
111 |
]; |
|
112 |
}; |
|
113 |
SigAssign { |
|
114 |
lhs = "q"; |
|
115 |
rhs = Var "shft"; |
|
116 |
cond = None; |
|
117 |
} |
|
118 |
|
|
119 |
]; |
|
120 |
}]; |
|
3 |
let design1 = |
|
4 |
{ |
|
5 |
packages = |
|
6 |
[ |
|
7 |
{ |
|
8 |
name = "typedef"; |
|
9 |
shared_defs = |
|
10 |
[ Subtype { name = "byte"; definition = Bit_vector (7, 0) } ]; |
|
11 |
}; |
|
12 |
]; |
|
13 |
libraries = [ Use [ "work"; "typedef"; "all" ] ]; |
|
14 |
entities = |
|
15 |
[ |
|
16 |
{ |
|
17 |
name = "data_path"; |
|
18 |
generics = []; |
|
19 |
ports = |
|
20 |
[ |
|
21 |
{ name = "clk"; kind = InPort; typ = Base "boolean" }; |
|
22 |
{ name = "rst"; kind = InPort; typ = Base "boolean" }; |
|
23 |
{ name = "s_1"; kind = InPort; typ = Base "boolean" }; |
|
24 |
{ name = "s0"; kind = InPort; typ = Base "bit" }; |
|
25 |
{ name = "s1"; kind = InPort; typ = Base "bit" }; |
|
26 |
{ name = "d0"; kind = InPort; typ = Base "byte" }; |
|
27 |
{ name = "d1"; kind = InPort; typ = Base "byte" }; |
|
28 |
{ name = "d2"; kind = InPort; typ = Base "byte" }; |
|
29 |
{ name = "d3"; kind = InPort; typ = Base "byte" }; |
|
30 |
{ name = "q"; kind = OutPort; typ = Base "byte" }; |
|
31 |
]; |
|
32 |
}; |
|
33 |
]; |
|
34 |
architectures = |
|
35 |
[ |
|
36 |
{ |
|
37 |
name = "behavior"; |
|
38 |
entity = "data_path"; |
|
39 |
declarations = |
|
40 |
[ |
|
41 |
SigDecl { name = "reg"; typ = Base "byte"; init_val = None }; |
|
42 |
SigDecl { name = "shft"; typ = Base "byte"; init_val = None }; |
|
43 |
SigDecl { name = "sel"; typ = Bit_vector (1, 0); init_val = None }; |
|
44 |
]; |
|
45 |
body = |
|
46 |
[ |
|
47 |
Process |
|
48 |
{ |
|
49 |
id = None; |
|
50 |
active_sigs = [ "clk"; "rst" ]; |
|
51 |
body = |
|
52 |
[ |
|
53 |
If |
|
54 |
{ |
|
55 |
if_cases = |
|
56 |
[ |
|
57 |
{ |
|
58 |
if_cond = Sig { name = "rst"; att = None }; |
|
59 |
if_block = |
|
60 |
[ |
|
61 |
SigSeqAssign |
|
62 |
{ |
|
63 |
lhs = "req"; |
|
64 |
rhs = Cst (CstBV ("x", "00")); |
|
65 |
}; |
|
66 |
SigSeqAssign |
|
67 |
{ |
|
68 |
lhs = "shft"; |
|
69 |
rhs = Cst (CstBV ("x", "00")); |
|
70 |
}; |
|
71 |
]; |
|
72 |
}; |
|
73 |
{ |
|
74 |
if_cond = |
|
75 |
Op |
|
76 |
{ |
|
77 |
id = "and"; |
|
78 |
args = |
|
79 |
[ |
|
80 |
Sig { name = "clk"; att = None }; |
|
81 |
Sig |
|
82 |
{ |
|
83 |
name = "clk"; |
|
84 |
att = Some (SigAtt "event"); |
|
85 |
}; |
|
86 |
]; |
|
87 |
}; |
|
88 |
if_block = |
|
89 |
[ |
|
90 |
SigSeqAssign |
|
91 |
{ |
|
92 |
lhs = "req"; |
|
93 |
rhs = |
|
94 |
Op |
|
95 |
{ |
|
96 |
id = "&"; |
|
97 |
args = |
|
98 |
[ |
|
99 |
Sig |
|
100 |
{ name = "s0"; att = None }; |
|
101 |
Sig |
|
102 |
{ name = "s1"; att = None }; |
|
103 |
]; |
|
104 |
}; |
|
105 |
}; |
|
106 |
Case |
|
107 |
{ |
|
108 |
guard = Sig { name = "sel"; att = None }; |
|
109 |
branches = |
|
110 |
[ |
|
111 |
{ |
|
112 |
when_cond = |
|
113 |
Cst (CstBV ("b", "00")); |
|
114 |
when_stmt = |
|
115 |
SigSeqAssign |
|
116 |
{ |
|
117 |
lhs = "req"; |
|
118 |
rhs = |
|
119 |
Sig |
|
120 |
{ |
|
121 |
name = "d0"; |
|
122 |
att = None; |
|
123 |
}; |
|
124 |
}; |
|
125 |
}; |
|
126 |
{ |
|
127 |
when_cond = |
|
128 |
Cst (CstBV ("b", "10")); |
|
129 |
when_stmt = |
|
130 |
SigSeqAssign |
|
131 |
{ |
|
132 |
lhs = "req"; |
|
133 |
rhs = |
|
134 |
Sig |
|
135 |
{ |
|
136 |
name = "d1"; |
|
137 |
att = None; |
|
138 |
}; |
|
139 |
}; |
|
140 |
}; |
|
141 |
{ |
|
142 |
when_cond = |
|
143 |
Cst (CstBV ("b", "01")); |
|
144 |
when_stmt = |
|
145 |
SigSeqAssign |
|
146 |
{ |
|
147 |
lhs = "req"; |
|
148 |
rhs = |
|
149 |
Sig |
|
150 |
{ |
|
151 |
name = "d2"; |
|
152 |
att = None; |
|
153 |
}; |
|
154 |
}; |
|
155 |
}; |
|
156 |
{ |
|
157 |
when_cond = |
|
158 |
Cst (CstBV ("b", "11")); |
|
159 |
when_stmt = |
|
160 |
SigSeqAssign |
|
161 |
{ |
|
162 |
lhs = "req"; |
|
163 |
rhs = |
|
164 |
Sig |
|
165 |
{ |
|
166 |
name = "d3"; |
|
167 |
att = None; |
|
168 |
}; |
|
169 |
}; |
|
170 |
}; |
|
171 |
]; |
|
172 |
}; |
|
173 |
If |
|
174 |
{ |
|
175 |
if_cases = |
|
176 |
[ |
|
177 |
{ |
|
178 |
if_cond = |
|
179 |
Sig { name = "s_1"; att = None }; |
|
180 |
if_block = |
|
181 |
[ |
|
182 |
SigSeqAssign |
|
183 |
{ |
|
184 |
lhs = "shft"; |
|
185 |
rhs = |
|
186 |
Op |
|
187 |
{ |
|
188 |
id = "&"; |
|
189 |
args = |
|
190 |
[ |
|
191 |
SuffixMod |
|
192 |
{ |
|
193 |
expr = |
|
194 |
Sig |
|
195 |
{ |
|
196 |
name = |
|
197 |
"shft"; |
|
198 |
att = |
|
199 |
None; |
|
200 |
}; |
|
201 |
selection = |
|
202 |
Range |
|
203 |
(6, 0); |
|
204 |
}; |
|
205 |
SuffixMod |
|
206 |
{ |
|
207 |
expr = |
|
208 |
Sig |
|
209 |
{ |
|
210 |
name = |
|
211 |
"shft"; |
|
212 |
att = |
|
213 |
None; |
|
214 |
}; |
|
215 |
selection = |
|
216 |
Idx 7; |
|
217 |
}; |
|
218 |
]; |
|
219 |
}; |
|
220 |
}; |
|
221 |
]; |
|
222 |
}; |
|
223 |
]; |
|
224 |
default = |
|
225 |
Some |
|
226 |
[ |
|
227 |
SigSeqAssign |
|
228 |
{ |
|
229 |
lhs = "shft"; |
|
230 |
rhs = Var "reg"; |
|
231 |
}; |
|
232 |
]; |
|
233 |
}; |
|
234 |
]; |
|
235 |
}; |
|
236 |
]; |
|
237 |
default = None; |
|
238 |
}; |
|
239 |
]; |
|
240 |
}; |
|
241 |
SigAssign { lhs = "q"; rhs = Var "shft"; cond = None }; |
|
242 |
]; |
|
243 |
}; |
|
244 |
]; |
|
121 | 245 |
configuration = None; |
122 | 246 |
} |
123 |
|
Also available in: Unified diff
reformatting