Project

General

Profile

« Previous | Next » 

Revision b0c77300

Added by Arnaud Dieumegard over 3 years ago

PP update: component instantiation type, archi format, port & generic decl in components, signal conditions, return statements expression

View differences:

src/backends/VHDL/vhdl_ast_map.ml
346 346
        | Wait  -> Wait
347 347
        | Null { label } ->
348 348
            let label = self#vhdl_name_t label  in Null { label }
349
        | Return { label } ->
350
            let label = self#vhdl_name_t label  in Return { label }
349
        | Return { label; expr } ->
350
            let label = self#option self#vhdl_name_t label  in
351
            let expr = self#option self#vhdl_expr_t expr in
352
            Return { label; expr }
351 353
    method vhdl_if_case_t : vhdl_if_case_t -> vhdl_if_case_t=
352 354
      fun { if_cond; if_block }  ->
353 355
        let if_cond = self#vhdl_expr_t if_cond  in
......
449 451

  
450 452
    method vhdl_component_instantiation_t :
451 453
      vhdl_component_instantiation_t -> vhdl_component_instantiation_t=
452
      fun { name; inst_unit; archi_name; generic_map; port_map }  ->
454
        fun { name; inst_unit; inst_unit_type; archi_name; generic_map; port_map }  ->
453 455
        let name = self#vhdl_name_t name  in
454 456
        let inst_unit = self#vhdl_name_t inst_unit  in
457
        let inst_unit_type = self#string inst_unit_type  in
455 458
        let archi_name = self#option self#vhdl_name_t archi_name  in
456 459
        let generic_map = self#list self#vhdl_assoc_element_t generic_map  in
457 460
        let port_map = self#list self#vhdl_assoc_element_t port_map  in
458
        { name; inst_unit; archi_name; generic_map; port_map }
461
        { name; inst_unit; inst_unit_type; archi_name; generic_map; port_map }
459 462

  
460 463
    method vhdl_concurrent_stmt_t :
461 464
      vhdl_concurrent_stmt_t -> vhdl_concurrent_stmt_t=

Also available in: Unified diff