Project

General

Profile

« Previous | Next » 

Revision 7f55f63f

Added by Arnaud Dieumegard over 3 years ago

Default value corrections

View differences:

src/backends/VHDL/vhdl_ast_map.ml
375 375
            let ports = self#list self#vhdl_port_t ports  in
376 376
            ComponentDecl { name; generics; ports }
377 377
        | Subprogram { name; kind; spec; decl_part; stmts } ->
378
            let name = self#vhdl_name_t name  in
378
            let name = self#string name  in
379 379
            let kind = self#string kind  in
380
            let spec = self#vhdl_subprogram_spec_t spec  in
380
            let spec = self#option self#vhdl_subprogram_spec_t spec  in
381 381
            let decl_part = self#list self#vhdl_declaration_t decl_part  in
382 382
            let stmts = self#list self#vhdl_sequential_stmt_t stmts  in
383 383
            Subprogram { name; kind; spec; decl_part; stmts }
......
465 465
        let name = self#vhdl_name_t name  in
466 466
        let generics = self#list self#vhdl_port_t generics  in
467 467
        let ports = self#list self#vhdl_port_t ports  in
468
        let declaration = self#list self#vhdl_declaration_t declaration  in
468
        let declaration = self#list self#vhdl_declarative_item_t declaration
469
           in
469 470
        let stmts = self#list self#vhdl_concurrent_stmt_t stmts  in
470 471
        { name; generics; ports; declaration; stmts }
471 472

  

Also available in: Unified diff