Project

General

Profile

Statistics
| Branch: | Tag: | Revision:

lustrec / src / tools / importer / vhdl_deriving_yojson.ml @ eb07b479

History | View | Annotate | Download (12.4 KB)

# Date Author Comment
eb07b479 07/09/2018 05:05 PM Arnaud Dieumegard

Added support for subprograms, variables assignments, aggregate, others

fbc571e6 07/04/2018 04:06 PM Arnaud Dieumegard

Refactoring of vhdl data types

fae1790f 06/21/2018 05:42 PM Arnaud Dieumegard

Added support for Process statements, signal assignment, If, Exit and Null sequential statements

d77323b8 06/15/2018 05:45 PM Arnaud Dieumegard

Added postprocessing for numeric literals

55963629 06/12/2018 05:10 PM Arnaud Dieumegard

Ongoing work on json vhdl to vhdl structure conversion