Project

General

Profile

Activity

From 08/02/2018 to 08/31/2018

08/31/2018

10:56 AM Revision ee7f4a55 (lustrec): vhdl 2 mini-vhdl code cleaning
Arnaud Dieumegard
10:12 AM Revision 9195145a (lustrec): First version of implicit memories explicitation
Arnaud Dieumegard
10:06 AM Revision 40ac0ede (lustrec): Mini vhdl utils simplification
Arnaud Dieumegard
10:05 AM Revision e15a8d65 (lustrec): Added open in vhdl ast
Arnaud Dieumegard
10:04 AM Revision 83e95762 (lustrec): Vhdl yojson parsing/printing (open)
Arnaud Dieumegard
10:04 AM Revision 5cef1e41 (lustrec): Vhdl pp update (open)
Arnaud Dieumegard
10:03 AM Revision 990ae4ee (lustrec): Mini vhdl pp update (If, Case, Use clause)
Arnaud Dieumegard

08/29/2018

04:57 PM Revision 7025c701 (lustrec): component instantiation generic map resolution
Arnaud Dieumegard
04:51 PM Revision 10d196bc (lustrec): Bug fix: pp for unary operations
Arnaud Dieumegard
04:30 PM Revision ba9fd1cc (lustrec): Resolution of association lists for component instantiation
Arnaud Dieumegard
04:29 PM Revision a16d29bf (lustrec): Communalisation of mini-vhdl structure utils
Arnaud Dieumegard

08/28/2018

03:52 PM Revision 70836642 (lustrec): Updated checks display and adde small obvious checks
Arnaud Dieumegard
03:51 PM Revision d5b99b54 (lustrec): Code cleaning in vhdl to mini-vhdl transformation
Arnaud Dieumegard

08/27/2018

05:38 PM Lustrec-Tests Revision 1a2296da (lustrec-tests): Update of d-latch sample
Arnaud Dieumegard
05:37 PM Revision 70ec69a7 (lustrec): Added missing sensitivity list resolution fold
Arnaud Dieumegard
05:36 PM Revision a33a345a (lustrec): Added -check flag to start vhdl model verification
Arnaud Dieumegard
05:36 PM Revision 010428a7 (lustrec): DB tuple update to contain assigned elements in component
Arnaud Dieumegard
03:07 PM Revision 6a2c1a43 (lustrec): vhdl and mini-vhdl process printing
Arnaud Dieumegard
02:42 PM Revision b6ff3e98 (lustrec): Removed concurrent assignment statement from mini-vhdl grammar
Arnaud Dieumegard
02:40 PM Revision b2ca2f67 (lustrec): Mini-vhdl pretty printing for sequential statements and processes
Arnaud Dieumegard
02:39 PM Revision 23b37f25 (lustrec): Concurrent signal assignment statement transformation to concurrent process statement
Arnaud Dieumegard
02:38 PM Revision dcae4909 (lustrec): Clean ppx deriving comments
Arnaud Dieumegard

08/24/2018

04:52 PM Revision 304640aa (lustrec): update of mini-vhdl to lustre
Arnaud Dieumegard
04:51 PM Revision 3831b5cc (lustrec): Update of mini-vhdl pp
Arnaud Dieumegard
04:51 PM Revision 4aa05aca (lustrec): Building explicit process from concurrent signl assignment
Arnaud Dieumegard
01:50 PM Revision 4a92cb37 (lustrec): Bug fix: resolve entity/arch reference from component instantiation declaration
Arnaud Dieumegard
01:49 PM Revision 4a0ba157 (lustrec): Minor comments update
Arnaud Dieumegard

08/04/2018

12:58 AM Revision e4811e4c (lustrec): add more conversion libraries
Bourbouh
 

Also available in: Atom