Project

General

Profile

Statistics
| Branch: | Tag: | Revision:

lustrec-tests / regression_tests / lustre_files / success / Simulink / src_many_files / EnablePort5_PP.LUSTREC.lusi @ cd1faebc

History | View | Annotate | Download (3.54 KB)

1 4748b215 hbourbou
(* Generated Lustre Interface file from EnablePort5_PP.LUSTREC.lus *)
2
(* by Lustre-C compiler version 1.7-888-@GITBRANCH@, 2018/11/4, 20:22:13 *)
3
(* Feel free to mask some of the definitions by removing them from this file. *)
4
5
type enabled_Subsystem_76_056__type = enum {Active_Subsystem_76_056, Inactive_Subsystem_76_056 };
6
7
type enabled_Enabled_Counter_70_296__type = enum {Active_Enabled_Counter_70_296, Inactive_Enabled_Counter_70_296 };
8
9
node Subsystem_76_056 (In1_1: real;
10
Enable_1: real;
11
__time_step: real;
12
__nb_step: int) returns (Out1_1: real;
13
Out2_1: real);
14
15
node enabled_Subsystem_76_056__Active_Subsystem_76_056_handler_until (enabled_Subsystem_76_056__restart_act: bool;
16
In1_1: real;
17
Enable_1: real;
18
__time_step: real;
19
__nb_step: int) returns (enabled_Subsystem_76_056__restart_in: bool;
20
enabled_Subsystem_76_056__state_in: enabled_Subsystem_76_056__type;
21
Out1_1_out: real;
22
Out2_1_out: real);
23
24
function enabled_Subsystem_76_056__Active_Subsystem_76_056_unless (enabled_Subsystem_76_056__restart_in: bool;
25
_isEnabled: bool) returns (enabled_Subsystem_76_056__restart_act: bool;
26
enabled_Subsystem_76_056__state_act: enabled_Subsystem_76_056__type);
27
28
function enabled_Subsystem_76_056__Inactive_Subsystem_76_056_handler_until (enabled_Subsystem_76_056__restart_act: bool;
29
pre_Out1_1: real;
30
pre_Out2_1: real) returns (enabled_Subsystem_76_056__restart_in: bool;
31
enabled_Subsystem_76_056__state_in: enabled_Subsystem_76_056__type;
32
Out1_1_out: real;
33
Out2_1_out: real);
34
35
function enabled_Subsystem_76_056__Inactive_Subsystem_76_056_unless (enabled_Subsystem_76_056__restart_in: bool;
36
_isEnabled: bool) returns (enabled_Subsystem_76_056__restart_act: bool;
37
enabled_Subsystem_76_056__state_act: enabled_Subsystem_76_056__type);
38
39
node Subsystem_76_056_automaton (In1_1: real;
40
Enable_1: real;
41
_isEnabled: bool;
42
__time_step: real;
43
__nb_step: int) returns (Out1_1: real;
44
Out2_1: real);
45
46
node Enabled_Counter_70_296 (In1_1: real;
47
__time_step: real;
48
__nb_step: int) returns (Out1_1: real;
49
Out2_1: real;
50
Out3_1: real);
51
52
node enabled_Enabled_Counter_70_296__Active_Enabled_Counter_70_296_handler_until (enabled_Enabled_Counter_70_296__restart_act: bool;
53
In1_1: real;
54
__time_step: real;
55
__nb_step: int) returns (enabled_Enabled_Counter_70_296__restart_in: bool;
56
enabled_Enabled_Counter_70_296__state_in: enabled_Enabled_Counter_70_296__type;
57
Out1_1_out: real;
58
Out2_1_out: real;
59
Out3_1_out: real);
60
61
function enabled_Enabled_Counter_70_296__Active_Enabled_Counter_70_296_unless (enabled_Enabled_Counter_70_296__restart_in: bool;
62
_isEnabled: bool) returns (enabled_Enabled_Counter_70_296__restart_act: bool;
63
enabled_Enabled_Counter_70_296__state_act: enabled_Enabled_Counter_70_296__type);
64
65
function enabled_Enabled_Counter_70_296__Inactive_Enabled_Counter_70_296_handler_until (enabled_Enabled_Counter_70_296__restart_act: bool;
66
pre_Out1_1: real;
67
pre_Out2_1: real;
68
pre_Out3_1: real) returns (enabled_Enabled_Counter_70_296__restart_in: bool;
69
enabled_Enabled_Counter_70_296__state_in: enabled_Enabled_Counter_70_296__type;
70
Out1_1_out: real;
71
Out2_1_out: real;
72
Out3_1_out: real);
73
74
function enabled_Enabled_Counter_70_296__Inactive_Enabled_Counter_70_296_unless (enabled_Enabled_Counter_70_296__restart_in: bool;
75
_isEnabled: bool) returns (enabled_Enabled_Counter_70_296__restart_act: bool;
76
enabled_Enabled_Counter_70_296__state_act: enabled_Enabled_Counter_70_296__type);
77
78
node Enabled_Counter_70_296_automaton (In1_1: real;
79
_isEnabled: bool;
80
__time_step: real;
81
__nb_step: int) returns (Out1_1: real;
82
Out2_1: real;
83
Out3_1: real);
84
85
node EnablePort5_PP (In1_1: real;
86
Enable_1: real) returns (Out1_1: real;
87
Out2_1: real;
88
Out3_1: real);
89