Project

General

Profile

Statistics
| Branch: | Tag: | Revision:

lustrec-tests / regression_tests / lustre_files / success / Simulink / src_many_files / EnablePort1_PP.LUSTREC.lus @ b58cc410

History | View | Annotate | Download (1.95 KB)

1
-- This file has been generated by CoCoSim2.
2

    
3
-- Compiler: Lustre compiler 2 (nasa_toLustre.ToLustre.m)
4
-- Time: 20-Mar-2019 13:39:33
5
(*
6
Original block name: EnablePort1_PP/case_held_reset_held
7
*)
8
node  case_held_reset_held_18_596_condExecSS(Cpre_compx_1 : real;
9
	_isEnabled : bool;
10
	__time_step : real;
11
	__nb_step : int;)
12
returns(Ccor_x_1 : real;
13
	pre_x_1 : real;);
14
var pre_Ccor_x_1 : real;
15
	pre_pre_x_1 : real;
16
	_isEnabled_clock : bool clock;
17
let
18
	pre_Ccor_x_1 = 0.0;
19
	pre_pre_x_1 = if (__nb_step > 0) then
20
		(pre pre_x_1)
21
	    else 0.0;
22
	_isEnabled_clock = _isEnabled;
23
	(Ccor_x_1, pre_x_1) = (merge _isEnabled_clock 
24
		(true -> case_held_reset_held_18_596((Cpre_compx_1 when _isEnabled_clock), (__time_step when _isEnabled_clock), (__nb_step when _isEnabled_clock))) 
25
		(false -> (pre_Ccor_x_1, pre_pre_x_1) when false(_isEnabled_clock)));
26
tel
27

    
28
(*
29
Original block name: EnablePort1_PP/case_held_reset_held
30
*)
31
node  case_held_reset_held_18_596(Cpre_compx_1 : real;
32
	__time_step : real;
33
	__nb_step : int;)
34
returns(Ccor_x_1 : real;
35
	pre_x_1 : real;);
36
var Add_1 : real;
37
	UnitDelay_1 : real;
38
	UnitDelay1_1 : real;
39
let
40
	Add_1 = 0.0 + Cpre_compx_1 + UnitDelay_1;
41
	UnitDelay_1 = (0.0 -> (pre Add_1));
42
	UnitDelay1_1 = (0.0 -> (pre Cpre_compx_1));
43
	Ccor_x_1 = Add_1;
44
	pre_x_1 = UnitDelay1_1;
45
tel
46

    
47
(*
48
Original block name: EnablePort1_PP
49
*)
50
node  EnablePort1_PP(In1_1 : real;
51
	Enable_1 : real;)
52
returns(Out5_1 : real;
53
	pre_Out2_1 : real;);
54
var ExecutionCond_of_case_held_reset_held_18_596 : bool;
55
	case_held_reset_held_1 : real;
56
	case_held_reset_held_2 : real;
57
	__time_step : real;
58
	__nb_step : int;
59
let
60
	ExecutionCond_of_case_held_reset_held_18_596 = (Enable_1 > 0.0);
61
	(case_held_reset_held_1, case_held_reset_held_2) = case_held_reset_held_18_596_condExecSS(In1_1, ExecutionCond_of_case_held_reset_held_18_596, __time_step, __nb_step);
62
	Out5_1 = case_held_reset_held_1;
63
	pre_Out2_1 = case_held_reset_held_2;
64
	__time_step = (0.0 -> ((pre __time_step) + 0.20));
65
	__nb_step = (0 -> ((pre __nb_step) + 1));
66
tel
67