Project

General

Profile

Revision b58cc410 regression_tests/lustre_files/success/Simulink/src_many_files/EnablePort1_PP.LUSTREC.lus

View differences:

regression_tests/lustre_files/success/Simulink/src_many_files/EnablePort1_PP.LUSTREC.lus
1 1
-- This file has been generated by CoCoSim2.
2 2

  
3
-- Compiler: Lustre compiler 2 (ToLustre.m)
4
-- Time: 03-Dec-2018 22:33:57
3
-- Compiler: Lustre compiler 2 (nasa_toLustre.ToLustre.m)
4
-- Time: 20-Mar-2019 13:39:33
5 5
(*
6 6
Original block name: EnablePort1_PP/case_held_reset_held
7 7
*)
8
node  case_held_reset_held_41_066_automaton(Cpre_compx_1 : real;
8
node  case_held_reset_held_18_596_condExecSS(Cpre_compx_1 : real;
9 9
	_isEnabled : bool;
10 10
	__time_step : real;
11 11
	__nb_step : int;)
......
13 13
	pre_x_1 : real;);
14 14
var pre_Ccor_x_1 : real;
15 15
	pre_pre_x_1 : real;
16
	_isEnabled_clock : bool clock;
16 17
let
17
	pre_Ccor_x_1 = 0.000000000000000;
18
	pre_Ccor_x_1 = 0.0;
18 19
	pre_pre_x_1 = if (__nb_step > 0) then
19 20
		(pre pre_x_1)
20
	    else 0.000000000000000;
21
	automaton enabled_case_held_reset_held_41_066
22
	state Active_case_held_reset_held_41_066:
23
	unless (not _isEnabled) restart Inactive_case_held_reset_held_41_066
24
	let
25
		(Ccor_x_1, pre_x_1) = case_held_reset_held_41_066(Cpre_compx_1, __time_step, __nb_step);
26
	tel
27

  
28
	state Inactive_case_held_reset_held_41_066:
29
	unless _isEnabled resume Active_case_held_reset_held_41_066
30
	let
31
		Ccor_x_1 = pre_Ccor_x_1;
32
		pre_x_1 = pre_pre_x_1;
33
	tel
34

  
35

  
21
	    else 0.0;
22
	_isEnabled_clock = _isEnabled;
23
	(Ccor_x_1, pre_x_1) = (merge _isEnabled_clock 
24
		(true -> case_held_reset_held_18_596((Cpre_compx_1 when _isEnabled_clock), (__time_step when _isEnabled_clock), (__nb_step when _isEnabled_clock))) 
25
		(false -> (pre_Ccor_x_1, pre_pre_x_1) when false(_isEnabled_clock)));
36 26
tel
37 27

  
38 28
(*
39 29
Original block name: EnablePort1_PP/case_held_reset_held
40 30
*)
41
node  case_held_reset_held_41_066(Cpre_compx_1 : real;
31
node  case_held_reset_held_18_596(Cpre_compx_1 : real;
42 32
	__time_step : real;
43 33
	__nb_step : int;)
44 34
returns(Ccor_x_1 : real;
......
48 38
	UnitDelay1_1 : real;
49 39
let
50 40
	Add_1 = 0.0 + Cpre_compx_1 + UnitDelay_1;
51
	UnitDelay_1 = (0.000000000000000 -> (pre Add_1));
52
	UnitDelay1_1 = (0.000000000000000 -> (pre Cpre_compx_1));
41
	UnitDelay_1 = (0.0 -> (pre Add_1));
42
	UnitDelay1_1 = (0.0 -> (pre Cpre_compx_1));
53 43
	Ccor_x_1 = Add_1;
54 44
	pre_x_1 = UnitDelay1_1;
55 45
tel
......
61 51
	Enable_1 : real;)
62 52
returns(Out5_1 : real;
63 53
	pre_Out2_1 : real;);
64
var ExecutionCond_of_case_held_reset_held_41_066 : bool;
54
var ExecutionCond_of_case_held_reset_held_18_596 : bool;
65 55
	case_held_reset_held_1 : real;
66 56
	case_held_reset_held_2 : real;
67 57
	__time_step : real;
68 58
	__nb_step : int;
69 59
let
70
	ExecutionCond_of_case_held_reset_held_41_066 = (Enable_1 > 0.0);
71
	(case_held_reset_held_1, case_held_reset_held_2) = case_held_reset_held_41_066_automaton(In1_1, ExecutionCond_of_case_held_reset_held_41_066, __time_step, __nb_step);
60
	ExecutionCond_of_case_held_reset_held_18_596 = (Enable_1 > 0.0);
61
	(case_held_reset_held_1, case_held_reset_held_2) = case_held_reset_held_18_596_condExecSS(In1_1, ExecutionCond_of_case_held_reset_held_18_596, __time_step, __nb_step);
72 62
	Out5_1 = case_held_reset_held_1;
73 63
	pre_Out2_1 = case_held_reset_held_2;
74
	__time_step = (0.0 -> ((pre __time_step) + 0.200000000000000));
64
	__time_step = (0.0 -> ((pre __time_step) + 0.20));
75 65
	__nb_step = (0 -> ((pre __nb_step) + 1));
76 66
tel
77 67

  

Also available in: Unified diff