Project

General

Profile

Statistics
| Branch: | Tag: | Revision:

lustrec-tests / vhdl_json / vhdl_files / 2-exportOK / ghdl / ghdl / testsuite / vests / vhdl-93 / billowitch / compliant / tc1803.vhd @ 3fd18385

History | View | Annotate | Download (1.88 KB)

1

    
2
-- Copyright (C) 2001 Bill Billowitch.
3

    
4
-- Some of the work to develop this test suite was done with Air Force
5
-- support.  The Air Force and Bill Billowitch assume no
6
-- responsibilities for this software.
7

    
8
-- This file is part of VESTs (Vhdl tESTs).
9

    
10
-- VESTs is free software; you can redistribute it and/or modify it
11
-- under the terms of the GNU General Public License as published by the
12
-- Free Software Foundation; either version 2 of the License, or (at
13
-- your option) any later version. 
14

    
15
-- VESTs is distributed in the hope that it will be useful, but WITHOUT
16
-- ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
17
-- FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License
18
-- for more details. 
19

    
20
-- You should have received a copy of the GNU General Public License
21
-- along with VESTs; if not, write to the Free Software Foundation,
22
-- Inc., 59 Temple Place, Suite 330, Boston, MA  02111-1307  USA 
23

    
24
-- ---------------------------------------------------------------------
25
--
26
-- $Id: tc1803.vhd,v 1.2 2001-10-26 16:29:43 paw Exp $
27
-- $Revision: 1.2 $
28
--
29
-- ---------------------------------------------------------------------
30

    
31
ENTITY c07s01b00x00p05n01i01803ent IS
32
END c07s01b00x00p05n01i01803ent;
33

    
34
ARCHITECTURE c07s01b00x00p05n01i01803arch OF c07s01b00x00p05n01i01803ent IS
35

    
36
BEGIN
37
  TESTING: PROCESS
38
    variable x : integer := 3;
39
    variable y : integer := 5;
40
    variable z : integer := 9;
41
  BEGIN
42
    if ((-x + z) < (y + x)) then     -- NO_Failure_here
43
      -- sign can appear before the first term.
44
      x := y * z;
45
    end if;
46
    assert NOT(x = 45) 
47
      report "***PASSED TEST: c07s01b00x00p05n01i01803"
48
      severity NOTE;
49
    assert (x = 45) 
50
      report "***FAILED TEST: c07s01b00x00p05n01i01803 - Sign appear before the first term in a simple expression test failed."
51
      severity ERROR;
52
    wait;
53
  END PROCESS TESTING;
54

    
55
END c07s01b00x00p05n01i01803arch;