Project

General

Profile

Statistics
| Branch: | Tag: | Revision:

lustrec-tests / vhdl_json / vhdl_files / 2-exportOK / ghdl / ghdl / testsuite / vests / vhdl-93 / billowitch / compliant / tc1744.vhd @ 3fd18385

History | View | Annotate | Download (2.14 KB)

1

    
2
-- Copyright (C) 2001 Bill Billowitch.
3

    
4
-- Some of the work to develop this test suite was done with Air Force
5
-- support.  The Air Force and Bill Billowitch assume no
6
-- responsibilities for this software.
7

    
8
-- This file is part of VESTs (Vhdl tESTs).
9

    
10
-- VESTs is free software; you can redistribute it and/or modify it
11
-- under the terms of the GNU General Public License as published by the
12
-- Free Software Foundation; either version 2 of the License, or (at
13
-- your option) any later version. 
14

    
15
-- VESTs is distributed in the hope that it will be useful, but WITHOUT
16
-- ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
17
-- FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License
18
-- for more details. 
19

    
20
-- You should have received a copy of the GNU General Public License
21
-- along with VESTs; if not, write to the Free Software Foundation,
22
-- Inc., 59 Temple Place, Suite 330, Boston, MA  02111-1307  USA 
23

    
24
-- ---------------------------------------------------------------------
25
--
26
-- $Id: tc1744.vhd,v 1.2 2001-10-26 16:29:43 paw Exp $
27
-- $Revision: 1.2 $
28
--
29
-- ---------------------------------------------------------------------
30

    
31
ENTITY c09s05b00x00p03n01i01744ent IS
32
  port   (parallel_in    : bit_vector (7 downto 0);
33
          clock      : bit;
34
          serial_out   : out bit);
35
END c09s05b00x00p03n01i01744ent;
36

    
37
ARCHITECTURE c09s05b00x00p03n01i01744arch OF c09s05b00x00p03n01i01744ent IS
38
  constant    bit_time    : time    := 1 ns;
39
  signal       GUARD      : boolean:= TRUE;
40
BEGIN
41
  serial_out <= guarded transport    -- No_failure_here
42
                parallel_in(7) after 1*bit_time,
43
                parallel_in(6) after 2*bit_time,
44
                parallel_in(5) after 3*bit_time,
45
                parallel_in(4) after 4*bit_time,
46
                parallel_in(3) after 5*bit_time,
47
                parallel_in(2) after 6*bit_time,
48
                parallel_in(1) after 7*bit_time,
49
                parallel_in(0) after 8*bit_time,
50
                '0' after 9*bit_time;
51
  PROCESS
52
  BEGIN
53
    assert FALSE 
54
      report "***PASSED TEST: c09s05b00x00p03n01i01744" 
55
      severity NOTE;
56
    wait;
57
  END PROCESS;
58

    
59
END c09s05b00x00p03n01i01744arch;