Project

General

Profile

Statistics
| Branch: | Tag: | Revision:

lustrec-tests / vhdl_json / vhdl_files / 2-exportOK / ghdl / ghdl / testsuite / vests / vhdl-93 / billowitch / compliant / tc1720.vhd @ 3fd18385

History | View | Annotate | Download (2.02 KB)

1

    
2
-- Copyright (C) 2001 Bill Billowitch.
3

    
4
-- Some of the work to develop this test suite was done with Air Force
5
-- support.  The Air Force and Bill Billowitch assume no
6
-- responsibilities for this software.
7

    
8
-- This file is part of VESTs (Vhdl tESTs).
9

    
10
-- VESTs is free software; you can redistribute it and/or modify it
11
-- under the terms of the GNU General Public License as published by the
12
-- Free Software Foundation; either version 2 of the License, or (at
13
-- your option) any later version. 
14

    
15
-- VESTs is distributed in the hope that it will be useful, but WITHOUT
16
-- ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
17
-- FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License
18
-- for more details. 
19

    
20
-- You should have received a copy of the GNU General Public License
21
-- along with VESTs; if not, write to the Free Software Foundation,
22
-- Inc., 59 Temple Place, Suite 330, Boston, MA  02111-1307  USA 
23

    
24
-- ---------------------------------------------------------------------
25
--
26
-- $Id: tc1720.vhd,v 1.2 2001-10-26 16:29:43 paw Exp $
27
-- $Revision: 1.2 $
28
--
29
-- ---------------------------------------------------------------------
30

    
31
ENTITY c12s06b01x00p01n02i01720ent IS
32
END c12s06b01x00p01n02i01720ent;
33

    
34
ARCHITECTURE c12s06b01x00p01n02i01720arch OF c12s06b01x00p01n02i01720ent IS
35

    
36
  -- Global type declaration.
37
  type NIBBLE is array( 0 to 3 ) of BIT;
38

    
39
  -- Global signals.
40
  SIGNAL B   : BIT := '1';
41
  SIGNAL N   : NIBBLE := B"1111";
42

    
43
BEGIN
44
  TESTING: PROCESS
45
  BEGIN
46
    -- If one driver created, it will take on the indicated value.
47
    B <= '0' after 10 ns;
48
    N <= B"0000" after 10 ns;
49
    wait on N,B;
50
    assert NOT( B='0' and N=B"0000" )
51
      report "***PASSED TEST: c12s06b01x00p01n02i01720"
52
      severity NOTE;
53
    assert ( B='0' and N=B"0000" )
54
      report "***FAILED TEST: c12s06b01x00p01n02i01720 - At least one driver gets created for eah signal which is assigned to either directly or indirectly inside of a process."
55
      severity ERROR;
56
    wait;
57
  END PROCESS TESTING;
58

    
59
END c12s06b01x00p01n02i01720arch;