Project

General

Profile

Statistics
| Branch: | Tag: | Revision:

lustrec-tests / vhdl_json / vhdl_files / 2-exportOK / ghdl / ghdl / testsuite / vests / vhdl-93 / billowitch / compliant / tc1654.vhd @ 3fd18385

History | View | Annotate | Download (2.1 KB)

1

    
2
-- Copyright (C) 2001 Bill Billowitch.
3

    
4
-- Some of the work to develop this test suite was done with Air Force
5
-- support.  The Air Force and Bill Billowitch assume no
6
-- responsibilities for this software.
7

    
8
-- This file is part of VESTs (Vhdl tESTs).
9

    
10
-- VESTs is free software; you can redistribute it and/or modify it
11
-- under the terms of the GNU General Public License as published by the
12
-- Free Software Foundation; either version 2 of the License, or (at
13
-- your option) any later version. 
14

    
15
-- VESTs is distributed in the hope that it will be useful, but WITHOUT
16
-- ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
17
-- FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License
18
-- for more details. 
19

    
20
-- You should have received a copy of the GNU General Public License
21
-- along with VESTs; if not, write to the Free Software Foundation,
22
-- Inc., 59 Temple Place, Suite 330, Boston, MA  02111-1307  USA 
23

    
24
-- ---------------------------------------------------------------------
25
--
26
-- $Id: tc1654.vhd,v 1.2 2001-10-26 16:29:42 paw Exp $
27
-- $Revision: 1.2 $
28
--
29
-- ---------------------------------------------------------------------
30

    
31
ENTITY c09s00b00x00p04n01i01654ent IS
32
END c09s00b00x00p04n01i01654ent;
33

    
34
ARCHITECTURE c09s00b00x00p04n01i01654arch OF c09s00b00x00p04n01i01654ent IS
35

    
36
BEGIN
37
  TESTING: PROCESS
38
  BEGIN
39
    assert FALSE                            -- force assertion violation
40
      report "PASS: process TESTING executes."
41
      severity NOTE;
42

    
43
    assert FALSE
44
      report "***PASSED TEST: c09s00b00x00p04n01i01654 - it is really uncertain that which assertion note appear first for different simulator."
45
      severity NOTE;
46
    wait;
47
  END PROCESS TESTING;
48

    
49
  TEST: PROCESS
50
  begin
51
    assert FALSE
52
      report "PASS: process TEST executes."
53
      severity NOTE;
54
    
55
    -- Note: It does not matter which process executes first. (The order
56
    --      of process execution is not defined by the LRM, and dependence
57
    --      on the execution order is not allowed.)
58
    
59
    wait;                                   -- wait forever
60
  END PROCESS TEST;
61

    
62
END c09s00b00x00p04n01i01654arch;