Project

General

Profile

Statistics
| Branch: | Tag: | Revision:

lustrec-tests / vhdl_json / vhdl_files / 2-exportOK / ghdl / ghdl / testsuite / vests / vhdl-93 / billowitch / compliant / tc1462.vhd @ 3fd18385

History | View | Annotate | Download (2.06 KB)

1

    
2
-- Copyright (C) 2001 Bill Billowitch.
3

    
4
-- Some of the work to develop this test suite was done with Air Force
5
-- support.  The Air Force and Bill Billowitch assume no
6
-- responsibilities for this software.
7

    
8
-- This file is part of VESTs (Vhdl tESTs).
9

    
10
-- VESTs is free software; you can redistribute it and/or modify it
11
-- under the terms of the GNU General Public License as published by the
12
-- Free Software Foundation; either version 2 of the License, or (at
13
-- your option) any later version. 
14

    
15
-- VESTs is distributed in the hope that it will be useful, but WITHOUT
16
-- ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
17
-- FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License
18
-- for more details. 
19

    
20
-- You should have received a copy of the GNU General Public License
21
-- along with VESTs; if not, write to the Free Software Foundation,
22
-- Inc., 59 Temple Place, Suite 330, Boston, MA  02111-1307  USA 
23

    
24
-- ---------------------------------------------------------------------
25
--
26
-- $Id: tc1462.vhd,v 1.2 2001-10-26 16:29:41 paw Exp $
27
-- $Revision: 1.2 $
28
--
29
-- ---------------------------------------------------------------------
30

    
31
ENTITY c08s07b00x00p04n01i01462ent IS
32
END c08s07b00x00p04n01i01462ent;
33

    
34
ARCHITECTURE c08s07b00x00p04n01i01462arch OF c08s07b00x00p04n01i01462ent IS
35

    
36
begin
37
  transmit: process
38
    variable delay : integer := 1;
39
    variable k     : integer := 0;
40
    variable m     : integer := 0;
41
    variable n     : integer := 0;
42
    variable p     : integer := 0;
43
  begin
44
    if    delay = 0 then
45
      m := 1;
46
    elsif delay = 2 then
47
      p := 1;
48
    elsif delay = 1 then
49
      k := 1;
50
    else
51
      n := 1;
52
    end if;
53
    assert NOT((m = 0) and (p = 0) and (k = 1) and (n = 0))
54
      report "***PASSED TEST: c08s07b00x00p04n01i01462"
55
      severity NOTE;
56
    assert (m = 0) and (p = 0) and (k = 1) and (n = 0)
57
      report "***FAILED TEST: c08s07b00x00p04n01i01462 - only the condition after the second ELSIF statement is TRUE, all others should be FALSE"
58
      severity ERROR;
59
    wait;
60
  end process transmit;
61

    
62
END c08s07b00x00p04n01i01462arch;