Project

General

Profile

Statistics
| Branch: | Tag: | Revision:

lustrec-tests / vhdl_json / vhdl_files / 2-exportOK / ghdl / ghdl / testsuite / vests / vhdl-93 / billowitch / compliant / tc1412.vhd @ 3fd18385

History | View | Annotate | Download (2.09 KB)

1

    
2
-- Copyright (C) 2001 Bill Billowitch.
3

    
4
-- Some of the work to develop this test suite was done with Air Force
5
-- support.  The Air Force and Bill Billowitch assume no
6
-- responsibilities for this software.
7

    
8
-- This file is part of VESTs (Vhdl tESTs).
9

    
10
-- VESTs is free software; you can redistribute it and/or modify it
11
-- under the terms of the GNU General Public License as published by the
12
-- Free Software Foundation; either version 2 of the License, or (at
13
-- your option) any later version. 
14

    
15
-- VESTs is distributed in the hope that it will be useful, but WITHOUT
16
-- ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
17
-- FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License
18
-- for more details. 
19

    
20
-- You should have received a copy of the GNU General Public License
21
-- along with VESTs; if not, write to the Free Software Foundation,
22
-- Inc., 59 Temple Place, Suite 330, Boston, MA  02111-1307  USA 
23

    
24
-- ---------------------------------------------------------------------
25
--
26
-- $Id: tc1412.vhd,v 1.2 2001-10-26 16:29:41 paw Exp $
27
-- $Revision: 1.2 $
28
--
29
-- ---------------------------------------------------------------------
30

    
31
ENTITY c08s05b01x00p01n01i01412ent IS
32
END c08s05b01x00p01n01i01412ent;
33

    
34
ARCHITECTURE c08s05b01x00p01n01i01412arch OF c08s05b01x00p01n01i01412ent IS
35

    
36
BEGIN
37
  TESTING: PROCESS
38
    type rec_type is
39
      record
40
        x : integer;
41
        y : real;
42
        z : boolean;
43
        b : bit;
44
      end record;
45
    type array_type is array (1 to 10) of rec_type;
46
    variable   v1 : array_type;   
47
  BEGIN
48
    v1 (1).x := 12;
49
    v1 (1).y := 1.2;
50
    v1 (1).z := true;
51
    v1 (1).b := bit'('0');
52
    assert NOT( v1(1).x = 12 and v1(1).y = 1.2 and v1(1).z = true and v1(1).b = '0') 
53
      report "***PASSED TEST: c08s05b01x00p01n01i01412" 
54
      severity NOTE;
55
    assert ( v1(1).x = 12 and v1(1).y = 1.2 and v1(1).z = true and v1(1).b = '0') 
56
      report "***FAILED TEST: c08s05b01x00p01n01i01412 - Each element of the array variable there is a matching element on the right hand side." 
57
      severity ERROR;
58
    wait;
59
  END PROCESS TESTING;
60

    
61
END c08s05b01x00p01n01i01412arch;