Project

General

Profile

Statistics
| Branch: | Tag: | Revision:

lustrec-tests / vhdl_json / vhdl_files / 2-exportOK / ghdl / ghdl / testsuite / vests / vhdl-93 / billowitch / compliant / tc1356.vhd @ 3fd18385

History | View | Annotate | Download (1.95 KB)

1

    
2
-- Copyright (C) 2001 Bill Billowitch.
3

    
4
-- Some of the work to develop this test suite was done with Air Force
5
-- support.  The Air Force and Bill Billowitch assume no
6
-- responsibilities for this software.
7

    
8
-- This file is part of VESTs (Vhdl tESTs).
9

    
10
-- VESTs is free software; you can redistribute it and/or modify it
11
-- under the terms of the GNU General Public License as published by the
12
-- Free Software Foundation; either version 2 of the License, or (at
13
-- your option) any later version. 
14

    
15
-- VESTs is distributed in the hope that it will be useful, but WITHOUT
16
-- ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
17
-- FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License
18
-- for more details. 
19

    
20
-- You should have received a copy of the GNU General Public License
21
-- along with VESTs; if not, write to the Free Software Foundation,
22
-- Inc., 59 Temple Place, Suite 330, Boston, MA  02111-1307  USA 
23

    
24
-- ---------------------------------------------------------------------
25
--
26
-- $Id: tc1356.vhd,v 1.2 2001-10-26 16:29:40 paw Exp $
27
-- $Revision: 1.2 $
28
--
29
-- ---------------------------------------------------------------------
30

    
31
ENTITY c08s05b00x00p03n01i01356ent IS
32
END c08s05b00x00p03n01i01356ent;
33

    
34
ARCHITECTURE c08s05b00x00p03n01i01356arch OF c08s05b00x00p03n01i01356ent IS
35

    
36
BEGIN
37
  TESTING: PROCESS
38
    type t1 is record
39
                 ele1 : integer;
40
                 ele2 : real;
41
               end record;
42
    variable f1: t1;
43
    variable i : integer := 0;
44
    variable r : real    := 0.0;
45
  BEGIN
46
    f1.ele1 := 1;
47
    f1.ele2 := 2.3;
48
    i := f1.ele1;
49
    r := f1.ele2;
50
    assert NOT((i=1) and (r=2.3)) 
51
      report "***PASSED TEST: c08s05b00x00p03n01i01356" 
52
      severity NOTE;
53
    assert ((i=1) and (r=2.3)) 
54
      report "***FAILED TEST: c08s05b00x00p03n01i01356 - Target and the expression on the right-hand side should have the same type." 
55
      severity ERROR;
56
    wait;
57
  END PROCESS TESTING;
58

    
59
END c08s05b00x00p03n01i01356arch;