Project

General

Profile

Statistics
| Branch: | Tag: | Revision:

lustrec-tests / vhdl_json / vhdl_files / 2-exportOK / ghdl / ghdl / testsuite / vests / vhdl-93 / billowitch / compliant / tc134.vhd @ 3fd18385

History | View | Annotate | Download (2.19 KB)

1

    
2
-- Copyright (C) 2001 Bill Billowitch.
3

    
4
-- Some of the work to develop this test suite was done with Air Force
5
-- support.  The Air Force and Bill Billowitch assume no
6
-- responsibilities for this software.
7

    
8
-- This file is part of VESTs (Vhdl tESTs).
9

    
10
-- VESTs is free software; you can redistribute it and/or modify it
11
-- under the terms of the GNU General Public License as published by the
12
-- Free Software Foundation; either version 2 of the License, or (at
13
-- your option) any later version. 
14

    
15
-- VESTs is distributed in the hope that it will be useful, but WITHOUT
16
-- ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
17
-- FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License
18
-- for more details. 
19

    
20
-- You should have received a copy of the GNU General Public License
21
-- along with VESTs; if not, write to the Free Software Foundation,
22
-- Inc., 59 Temple Place, Suite 330, Boston, MA  02111-1307  USA 
23

    
24
-- ---------------------------------------------------------------------
25
--
26
-- $Id: tc134.vhd,v 1.2 2001-10-26 16:29:40 paw Exp $
27
-- $Revision: 1.2 $
28
--
29
-- ---------------------------------------------------------------------
30

    
31
ENTITY c04s03b02x02p08n01i00134ent IS
32
END c04s03b02x02p08n01i00134ent;
33

    
34
ARCHITECTURE c04s03b02x02p08n01i00134arch OF c04s03b02x02p08n01i00134ent IS
35
  type    AT1 is array (INTEGER range <>) of INTEGER;
36
  subtype ST1 is AT1(1 to 2);
37
BEGIN
38
  TESTING: PROCESS
39

    
40
    procedure Proc1(P : inout ST1; ref : in ST1; set : in ST1) is
41
    begin
42
      if ( P = ref ) then
43
        P := set;
44
      end if;
45
    end;
46
    
47
    variable V1, V2 : INTEGER;
48

    
49
  BEGIN
50
    V1 := 1;
51
    V2 := 2;
52
    Proc1(P(1) => V2, P(2) => V1, ref => (2, 1), set => (2, 3));
53
                                        -- test here
54
    assert V1 = 3 report "FAIL: actual V1 didn't get set right";
55
    assert V2 = 2 report "FAIL: actual V2 didn't get set right";
56

    
57
    assert NOT( V1 = 3 and V2 = 2 )
58
      report "***PASSED TEST: c04s03b02x02p08n01i00134"
59
      severity NOTE;
60
    assert ( V1 = 3 and V2 = 2 )
61
      report "***FAILED TEST: c04s03b02x02p08n01i00134 - Association element in an association list test failed."
62
      severity ERROR;
63
    wait;
64
  END PROCESS TESTING;
65

    
66
END c04s03b02x02p08n01i00134arch;