Project

General

Profile

Statistics
| Branch: | Tag: | Revision:

lustrec-tests / vhdl_json / vhdl_files / 2-exportOK / ghdl / ghdl / testsuite / vests / vhdl-93 / billowitch / compliant / tc1321.vhd @ 3fd18385

History | View | Annotate | Download (2.1 KB)

1

    
2
-- Copyright (C) 2001 Bill Billowitch.
3

    
4
-- Some of the work to develop this test suite was done with Air Force
5
-- support.  The Air Force and Bill Billowitch assume no
6
-- responsibilities for this software.
7

    
8
-- This file is part of VESTs (Vhdl tESTs).
9

    
10
-- VESTs is free software; you can redistribute it and/or modify it
11
-- under the terms of the GNU General Public License as published by the
12
-- Free Software Foundation; either version 2 of the License, or (at
13
-- your option) any later version. 
14

    
15
-- VESTs is distributed in the hope that it will be useful, but WITHOUT
16
-- ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
17
-- FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License
18
-- for more details. 
19

    
20
-- You should have received a copy of the GNU General Public License
21
-- along with VESTs; if not, write to the Free Software Foundation,
22
-- Inc., 59 Temple Place, Suite 330, Boston, MA  02111-1307  USA 
23

    
24
-- ---------------------------------------------------------------------
25
--
26
-- $Id: tc1321.vhd,v 1.2 2001-10-26 16:29:40 paw Exp $
27
-- $Revision: 1.2 $
28
--
29
-- ---------------------------------------------------------------------
30

    
31
ENTITY c08s04b00x00p09n03i01321ent IS
32
END c08s04b00x00p09n03i01321ent;
33

    
34
ARCHITECTURE c08s04b00x00p09n03i01321arch OF c08s04b00x00p09n03i01321ent IS
35
  signal S1 : BIT := '1';
36
  signal S2 : BIT := '1';
37
  signal S  : BIT := '1';
38
BEGIN
39
  S1 <= transport '0' after 5  ns,
40
        '1' after 10 ns;
41
  S2 <= transport S1  after 15 ns;
42
  TEST : PROCESS(S2)
43
    variable k : integer := 0;
44
  BEGIN
45
    if ((S2 = '0') and (NOW = 20 ns)) then   
46
      k := 1;
47
    end if;
48
    if ((S2 = '1') and (NOW = 25 ns) and (k = 1)) then   
49
      S <= '0' after 10 ns;
50
    end if;
51
  END PROCESS TEST;
52

    
53
  TESTING: PROCESS(S)
54
  BEGIN
55
    if (NOW > 1 ns) then
56
      assert NOT(S = '0') 
57
        report "***PASSED TEST: c08s04b00x00p09n03i01321"
58
        severity NOTE;
59
      assert (S = '0')
60
        report "***FAILED TEST: c08s04b00x00p09n03i01321 - Any pulse is transmitted, not matter how short its durtion"
61
        severity ERROR;
62
    end if;
63
  END PROCESS TESTING;
64

    
65
END c08s04b00x00p09n03i01321arch;