Project

General

Profile

Statistics
| Branch: | Tag: | Revision:

lustrec-tests / vhdl_json / vhdl_files / 2-exportOK / ghdl / ghdl / testsuite / vests / vhdl-93 / billowitch / compliant / tc1294.vhd @ 3fd18385

History | View | Annotate | Download (1.88 KB)

1

    
2
-- Copyright (C) 2001 Bill Billowitch.
3

    
4
-- Some of the work to develop this test suite was done with Air Force
5
-- support.  The Air Force and Bill Billowitch assume no
6
-- responsibilities for this software.
7

    
8
-- This file is part of VESTs (Vhdl tESTs).
9

    
10
-- VESTs is free software; you can redistribute it and/or modify it
11
-- under the terms of the GNU General Public License as published by the
12
-- Free Software Foundation; either version 2 of the License, or (at
13
-- your option) any later version. 
14

    
15
-- VESTs is distributed in the hope that it will be useful, but WITHOUT
16
-- ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
17
-- FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License
18
-- for more details. 
19

    
20
-- You should have received a copy of the GNU General Public License
21
-- along with VESTs; if not, write to the Free Software Foundation,
22
-- Inc., 59 Temple Place, Suite 330, Boston, MA  02111-1307  USA 
23

    
24
-- ---------------------------------------------------------------------
25
--
26
-- $Id: tc1294.vhd,v 1.2 2001-10-26 16:29:39 paw Exp $
27
-- $Revision: 1.2 $
28
--
29
-- ---------------------------------------------------------------------
30

    
31
ENTITY c08s04b00x00p06n01i01294ent IS
32
END c08s04b00x00p06n01i01294ent;
33

    
34
ARCHITECTURE c08s04b00x00p06n01i01294arch OF c08s04b00x00p06n01i01294ent IS
35
  type   BIT_VECTOR is array (integer range <>) of BIT;
36
  signal DID : BIT_VECTOR(0 to 7);
37
BEGIN
38
  TESTING: PROCESS
39
    variable NUM1 : BIT_VECTOR(0 to 7) := B"01010101";
40
  BEGIN
41
    DID <= NUM1;
42
    wait on  DID;
43
    assert NOT( DID = B"01010101" )
44
      report "***PASSED TEST: c08s04b00x00p06n01i01294"
45
      severity NOTE;
46
    assert ( DID = B"01010101" )
47
      report "***FAILED TEST: c08s04b00x00p06n01i01294 - Type of the right hand and left hand side of the signal assignment statement must be the same"
48
      severity ERROR;
49
    wait;
50
  END PROCESS TESTING;
51

    
52
END c08s04b00x00p06n01i01294arch;