Project

General

Profile

Statistics
| Branch: | Tag: | Revision:

lustrec-tests / vhdl_json / vhdl_files / 2-exportOK / ghdl / ghdl / testsuite / vests / vhdl-93 / billowitch / compliant / tc113.vhd @ 3fd18385

History | View | Annotate | Download (3.07 KB)

1

    
2
-- Copyright (C) 2001 Bill Billowitch.
3

    
4
-- Some of the work to develop this test suite was done with Air Force
5
-- support.  The Air Force and Bill Billowitch assume no
6
-- responsibilities for this software.
7

    
8
-- This file is part of VESTs (Vhdl tESTs).
9

    
10
-- VESTs is free software; you can redistribute it and/or modify it
11
-- under the terms of the GNU General Public License as published by the
12
-- Free Software Foundation; either version 2 of the License, or (at
13
-- your option) any later version. 
14

    
15
-- VESTs is distributed in the hope that it will be useful, but WITHOUT
16
-- ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
17
-- FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License
18
-- for more details. 
19

    
20
-- You should have received a copy of the GNU General Public License
21
-- along with VESTs; if not, write to the Free Software Foundation,
22
-- Inc., 59 Temple Place, Suite 330, Boston, MA  02111-1307  USA 
23

    
24
-- ---------------------------------------------------------------------
25
--
26
-- $Id: tc113.vhd,v 1.2 2001-10-26 16:29:39 paw Exp $
27
-- $Revision: 1.2 $
28
--
29
-- ---------------------------------------------------------------------
30

    
31
Package c04s03b02x00p29n10i00113pkg is
32
  type Apollo_string is array (INTEGER range 1 to 8) of CHARACTER;
33
  type V_REGISTER    is array (INTEGER range 0 to 7) of BIT;
34
end c04s03b02x00p29n10i00113pkg;
35

    
36
use work.c04s03b02x00p29n10i00113pkg.all;
37
ENTITY c04s03b02x00p29n10i00113ent IS
38
  port (
39
    p23 : inout Boolean        := FALSE;
40
    p24 : inout Bit            := '0'  ;
41
    p25 : inout Character      := NUL  ;
42
    p26 : inout SEVERITY_LEVEL := NOTE ;
43
    p27 : inout Integer        := -1   ;
44
    p28 : inout Real           := -1.0 ;
45
    p29 : inout TIME           := 1 fs ;
46
    p30 : inout Natural        := 0    ;
47
    p31 : inout Positive       := 1    ;
48
    p32 : inout Apollo_string  := "abcdefgh";
49
    p33 : inout V_register     := B"10010110"
50
    );
51
END c04s03b02x00p29n10i00113ent;
52

    
53
ARCHITECTURE c04s03b02x00p29n10i00113arch OF c04s03b02x00p29n10i00113ent IS
54

    
55
BEGIN
56
  TESTING: PROCESS
57
  BEGIN
58
    assert NOT(    p23 = FALSE   and
59
                   p24 = '0'     and 
60
                   p25 = NUL     and 
61
                   p26 = NOTE    and 
62
                   p27 = -1      and 
63
                   p28 = -1.0    and 
64
                   p29 = 1 fs    and 
65
                   p30 = 0       and 
66
                   p31 = 1       and 
67
                   p32 = "abcdefgh"and
68
                   p33 = B"10010110"   )
69
      report "***PASSED TEST: c04s03b02x00p29n10i00113"
70
      severity NOTE;
71
    assert (    p23 = FALSE   and
72
                p24 = '0'     and 
73
                p25 = NUL     and 
74
                p26 = NOTE    and 
75
                p27 = -1      and 
76
                p28 = -1.0    and 
77
                p29 = 1 fs    and 
78
                p30 = 0       and 
79
                p31 = 1       and 
80
                p32 = "abcdefgh"and
81
                p33 = B"10010110"   )
82
      report "***FAILED TEST:c04s03b02x00p29n10i00113 - Values of INOUT port reading failed."
83
      severity ERROR;
84
    wait;
85
  END PROCESS TESTING;
86

    
87
END c04s03b02x00p29n10i00113arch;