Project

General

Profile

Statistics
| Branch: | Tag: | Revision:

lustrec-tests / vhdl_json / vhdl_files / 2-exportOK / ghdl / ghdl / testsuite / vests / vhdl-93 / billowitch / compliant / tc110.vhd @ 3fd18385

History | View | Annotate | Download (1.92 KB)

1

    
2
-- Copyright (C) 2001 Bill Billowitch.
3

    
4
-- Some of the work to develop this test suite was done with Air Force
5
-- support.  The Air Force and Bill Billowitch assume no
6
-- responsibilities for this software.
7

    
8
-- This file is part of VESTs (Vhdl tESTs).
9

    
10
-- VESTs is free software; you can redistribute it and/or modify it
11
-- under the terms of the GNU General Public License as published by the
12
-- Free Software Foundation; either version 2 of the License, or (at
13
-- your option) any later version. 
14

    
15
-- VESTs is distributed in the hope that it will be useful, but WITHOUT
16
-- ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
17
-- FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License
18
-- for more details. 
19

    
20
-- You should have received a copy of the GNU General Public License
21
-- along with VESTs; if not, write to the Free Software Foundation,
22
-- Inc., 59 Temple Place, Suite 330, Boston, MA  02111-1307  USA 
23

    
24
-- ---------------------------------------------------------------------
25
--
26
-- $Id: tc110.vhd,v 1.2 2001-10-26 16:29:39 paw Exp $
27
-- $Revision: 1.2 $
28
--
29
-- ---------------------------------------------------------------------
30

    
31
ENTITY c04s03b02x00p29n06i00110ent IS
32
  port (S1 : out BIT_VECTOR(0 to 3) := "1011");
33
END c04s03b02x00p29n06i00110ent;
34

    
35
ARCHITECTURE c04s03b02x00p29n06i00110arch OF c04s03b02x00p29n06i00110ent IS
36
  signal S2,S3 : BIT;
37
BEGIN
38
  TESTING: PROCESS
39
  BEGIN
40
    if (S1'LOW = 0) then
41
      S2 <= '1' after 10 ns;
42
    end if;
43

    
44
    if (S1'HIGH = 3) then
45
      S3 <= '1' after 10 ns;
46
    end if;
47
    wait for 20 ns;
48
    
49
    assert NOT(S2='1' and S3='1') 
50
      report "***PASSED TEST: c04s03b02x00p29n06i00110" 
51
      severity NOTE;
52
    assert (S2='1' and S3='1') 
53
      report "***FAILED TEST: c04s03b02x00p29n06i00110 - Reading of the attributes LOW and HIGH of the interface element of mode out is allowed." 
54
      severity ERROR;
55
    wait;
56
  END PROCESS TESTING;
57

    
58
END c04s03b02x00p29n06i00110arch;