Project

General

Profile

Statistics
| Branch: | Tag: | Revision:

lustrec-tests / vhdl_json / vhdl_files / 2-exportOK / ghdl / ghdl / testsuite / vests / vhdl-93 / billowitch / compliant / tc1081.vhd @ 3fd18385

History | View | Annotate | Download (1.96 KB)

1

    
2
-- Copyright (C) 2001 Bill Billowitch.
3

    
4
-- Some of the work to develop this test suite was done with Air Force
5
-- support.  The Air Force and Bill Billowitch assume no
6
-- responsibilities for this software.
7

    
8
-- This file is part of VESTs (Vhdl tESTs).
9

    
10
-- VESTs is free software; you can redistribute it and/or modify it
11
-- under the terms of the GNU General Public License as published by the
12
-- Free Software Foundation; either version 2 of the License, or (at
13
-- your option) any later version. 
14

    
15
-- VESTs is distributed in the hope that it will be useful, but WITHOUT
16
-- ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
17
-- FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License
18
-- for more details. 
19

    
20
-- You should have received a copy of the GNU General Public License
21
-- along with VESTs; if not, write to the Free Software Foundation,
22
-- Inc., 59 Temple Place, Suite 330, Boston, MA  02111-1307  USA 
23

    
24
-- ---------------------------------------------------------------------
25
--
26
-- $Id: tc1081.vhd,v 1.2 2001-10-26 16:29:38 paw Exp $
27
-- $Revision: 1.2 $
28
--
29
-- ---------------------------------------------------------------------
30

    
31
ENTITY c06s05b00x00p01n02i01081ent IS
32
END c06s05b00x00p01n02i01081ent;
33

    
34
ARCHITECTURE c06s05b00x00p01n02i01081arch OF c06s05b00x00p01n02i01081ent IS
35
  SUBTYPE    bit_vector_4 is bit_vector ( 0 to 3 );
36
  SUBTYPE    bit_vector_8 is bit_vector ( 0 to 7 );
37

    
38
BEGIN
39
  TESTING: PROCESS
40
    VARIABLE var : bit_vector_8 := B"1110_0010";
41
    VARIABLE v1  : bit_vector_4 := B"0011";
42
    VARIABLE v2  : bit_vector_4 := B"1111";
43
  BEGIN
44
    var (0 to 3) := v1;
45
    var (4 to 7) := v2;
46
    assert NOT( var = B"0011_1111" )
47
      report "***PASSED TEST: c06s05b00x00p01n02i01081"
48
      severity NOTE;
49
    assert ( var = B"0011_1111" )
50
      report "***FAILED TEST: c06s05b00x00p01n02i01081 - Slices of a variable may be the target of a variable assignment." 
51
      severity ERROR;
52
    wait;
53
  END PROCESS TESTING;
54

    
55
END c06s05b00x00p01n02i01081arch;