Project

General

Profile

Statistics
| Branch: | Tag: | Revision:

lustrec-tests / vhdl_json / vhdl_files / 2-exportOK / ghdl / ghdl / testsuite / vests / vhdl-93 / ashenden / compliant / ch_05_tb_05_07.vhd @ 3fd18385

History | View | Annotate | Download (1.78 KB)

1

    
2
-- Copyright (C) 1996 Morgan Kaufmann Publishers, Inc
3

    
4
-- This file is part of VESTs (Vhdl tESTs).
5

    
6
-- VESTs is free software; you can redistribute it and/or modify it
7
-- under the terms of the GNU General Public License as published by the
8
-- Free Software Foundation; either version 2 of the License, or (at
9
-- your option) any later version. 
10

    
11
-- VESTs is distributed in the hope that it will be useful, but WITHOUT
12
-- ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
13
-- FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License
14
-- for more details. 
15

    
16
-- You should have received a copy of the GNU General Public License
17
-- along with VESTs; if not, write to the Free Software Foundation,
18
-- Inc., 59 Temple Place, Suite 330, Boston, MA  02111-1307  USA 
19

    
20
-- ---------------------------------------------------------------------
21
--
22
-- $Id: ch_05_tb_05_07.vhd,v 1.1.1.1 2001-08-22 18:20:48 paw Exp $
23
-- $Revision: 1.1.1.1 $
24
--
25
-- ---------------------------------------------------------------------
26

    
27
architecture functional of S_R_flipflop is
28

    
29
begin
30

    
31
  q <= '1' when s = '1' else
32
       '0' when r = '1';
33

    
34
  q_n <= '0' when s = '1' else
35
         '1' when r = '1';
36

    
37
end architecture functional;
38

    
39

    
40
entity tb_05_07 is
41
end entity tb_05_07;
42

    
43

    
44
architecture test of tb_05_07 is
45

    
46
  signal s, r : bit := '0';
47
  signal q, q_n : bit;
48

    
49
begin
50

    
51
  dut : entity work.S_R_flipflop(functional)
52
    port map ( s => s, r => r, q => q, q_n => q_n );
53

    
54
  stimulus : process is
55
  begin
56
    wait for 10 ns;
57
    s <= '1';	wait for 10 ns;
58
    s <= '0';	wait for 10 ns;
59
    r <= '1';	wait for 10 ns;
60
    r <= '0';	wait for 10 ns;
61
    s <= '1';	wait for 10 ns;
62
    r <= '1';	wait for 10 ns;
63
    s <= '0';	wait for 10 ns;
64
    r <= '0';	wait for 10 ns;
65

    
66
    wait;
67
  end process stimulus;
68

    
69
end architecture test;