Project

General

Profile

Statistics
| Branch: | Tag: | Revision:

lustrec-tests / vhdl_json / vhdl_files / 2-exportOK / ghdl / ghdl / testsuite / vests / vhdl-93 / ashenden / compliant / ch_05_fg_05_08.json @ 3fd18385

History | View | Annotate | Download (3.13 KB)

1
{
2
  "DESIGN_FILE" : {
3
    "design_units" : [{
4
      "contexts" : [], "library" : ["ENTITY_DECLARATION", {
5
        "name" : ["IDENTIFIER", "fg_05_08"], "ENTITY_DECLARATIVE_PART" : [], "ENTITY_STATEMENT_PART" : []}
6
      ]}
7
    , {
8
      "contexts" : [], "library" : ["ARCHITECTURE_BODY", {
9
        "name" : ["IDENTIFIER", "test"], "entity" : ["IDENTIFIER", "fg_05_08"], "ARCHITECTURE_DECLARATIVE_PART" : [{
10
          "declaration" : ["CONSTANT_DECLARATION", {
11
            "names" : [["IDENTIFIER", "T_pw"]], "typ" : {
12
              "name" : ["SIMPLE_NAME", "time"]}
13
            , "init_val" : ["EXPRESSION", {
14
              "args" : [["EXPRESSION", {
15
                "args" : [["EXPRESSION", {
16
                  "args" : [["EXPRESSION", {
17
                    "args" : [["CONSTANT_VALUE", {
18
                      "value" : ["CST_LITERAL", "10"], "unit_name" : ["SIMPLE_NAME", "ns"]}
19
                    ]]}
20
                  ]]}
21
                ]]}
22
              ]]}
23
            ]}
24
          ]}
25
        , {
26
          "declaration" : ["SIGNAL_DECLARATION", {
27
            "names" : [["IDENTIFIER", "clk"]], "typ" : {
28
              "name" : ["SIMPLE_NAME", "bit"]}
29
            }
30
          ]}
31
        ], "ARCHITECTURE_STATEMENT_PART" : [["PROCESS_STATEMENT", {
32
          "id" : ["IDENTIFIER", "clock_gen"], "PROCESS_STATEMENT_PART" : [["SIGNAL_ASSIGNMENT_STATEMENT", {
33
            "lhs" : ["SIMPLE_NAME", "clk"], "rhs" : [{
34
              "value" : ["EXPRESSION", {
35
                "args" : [["EXPRESSION", {
36
                  "args" : [["EXPRESSION", {
37
                    "args" : [["EXPRESSION", {
38
                      "args" : [["CONSTANT_VALUE", {
39
                        "value" : ["CST_LITERAL", "'1'"]}
40
                      ]]}
41
                    ]]}
42
                  ]]}
43
                ]]}
44
              ], "delay" : ["EXPRESSION", {
45
                "args" : [["EXPRESSION", {
46
                  "args" : [["EXPRESSION", {
47
                    "args" : [["EXPRESSION", {
48
                      "args" : [["CALL", ["SIMPLE_NAME", "T_pw"]]]}
49
                    ]]}
50
                  ]]}
51
                ]]}
52
              ]}
53
            , {
54
              "value" : ["EXPRESSION", {
55
                "args" : [["EXPRESSION", {
56
                  "args" : [["EXPRESSION", {
57
                    "args" : [["EXPRESSION", {
58
                      "args" : [["CONSTANT_VALUE", {
59
                        "value" : ["CST_LITERAL", "'0'"]}
60
                      ]]}
61
                    ]]}
62
                  ]]}
63
                ]]}
64
              ], "delay" : ["EXPRESSION", {
65
                "args" : [["EXPRESSION", {
66
                  "args" : [["EXPRESSION", {
67
                    "args" : [["EXPRESSION", {
68
                      "id" : "*", "args" : [["EXPRESSION", {
69
                        "args" : [["CONSTANT_VALUE", {
70
                          "value" : ["CST_LITERAL", "2"]}
71
                        ]]}
72
                      ], ["EXPRESSION", {
73
                        "args" : [["CALL", ["SIMPLE_NAME", "T_pw"]]]}
74
                      ]]}
75
                    ]]}
76
                  ]]}
77
                ]]}
78
              ]}
79
            ]}
80
          ], ["WAIT_STATEMENT"]]}
81
        ]]}
82
      ]}
83
    ]}
84
  }