Project

General

Profile

Statistics
| Branch: | Tag: | Revision:

lustrec-tests / vhdl_json / vhdl_files / 2-exportOK / ghdl / ghdl / testsuite / vests / vhdl-93 / ashenden / compliant / ch_05_fg_05_06.vhd @ 3fd18385

History | View | Annotate | Download (1.49 KB)

1

    
2
-- Copyright (C) 1996 Morgan Kaufmann Publishers, Inc
3

    
4
-- This file is part of VESTs (Vhdl tESTs).
5

    
6
-- VESTs is free software; you can redistribute it and/or modify it
7
-- under the terms of the GNU General Public License as published by the
8
-- Free Software Foundation; either version 2 of the License, or (at
9
-- your option) any later version. 
10

    
11
-- VESTs is distributed in the hope that it will be useful, but WITHOUT
12
-- ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
13
-- FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License
14
-- for more details. 
15

    
16
-- You should have received a copy of the GNU General Public License
17
-- along with VESTs; if not, write to the Free Software Foundation,
18
-- Inc., 59 Temple Place, Suite 330, Boston, MA  02111-1307  USA 
19

    
20
-- ---------------------------------------------------------------------
21
--
22
-- $Id: ch_05_fg_05_06.vhd,v 1.1.1.1 2001-08-22 18:20:48 paw Exp $
23
-- $Revision: 1.1.1.1 $
24
--
25
-- ---------------------------------------------------------------------
26

    
27
entity mux2 is
28
  port ( a, b, sel : in bit;
29
         z : out bit );
30
end entity mux2;
31

    
32
--------------------------------------------------
33

    
34
architecture behavioral of mux2 is
35

    
36
  constant prop_delay : time := 2 ns;
37

    
38
begin
39

    
40
  slick_mux : process is
41
  begin
42
    case sel is
43
      when '0' =>
44
        z <= a after prop_delay;
45
        wait on sel, a;
46
      when '1' =>
47
        z <= b after prop_delay;
48
        wait on sel, b;
49
    end case;
50
  end process slick_mux;
51

    
52
end architecture behavioral;