Project

General

Profile

Statistics
| Branch: | Tag: | Revision:

lustrec-tests / vhdl_json / vhdl_files / 2-exportOK / ghdl / ghdl / testsuite / vests / vhdl-93 / ashenden / compliant / ch_05_ch_05_06.vhd @ 3fd18385

History | View | Annotate | Download (1.83 KB)

1

    
2
-- Copyright (C) 1996 Morgan Kaufmann Publishers, Inc
3

    
4
-- This file is part of VESTs (Vhdl tESTs).
5

    
6
-- VESTs is free software; you can redistribute it and/or modify it
7
-- under the terms of the GNU General Public License as published by the
8
-- Free Software Foundation; either version 2 of the License, or (at
9
-- your option) any later version. 
10

    
11
-- VESTs is distributed in the hope that it will be useful, but WITHOUT
12
-- ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
13
-- FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License
14
-- for more details. 
15

    
16
-- You should have received a copy of the GNU General Public License
17
-- along with VESTs; if not, write to the Free Software Foundation,
18
-- Inc., 59 Temple Place, Suite 330, Boston, MA  02111-1307  USA 
19

    
20
-- ---------------------------------------------------------------------
21
--
22
-- $Id: ch_05_ch_05_06.vhd,v 1.2 2001-10-26 16:29:33 paw Exp $
23
-- $Revision: 1.2 $
24
--
25
-- ---------------------------------------------------------------------
26

    
27
entity ch_05_06 is
28

    
29
end entity ch_05_06;
30

    
31

    
32
----------------------------------------------------------------
33

    
34

    
35
architecture test of ch_05_06 is
36

    
37
  signal y : bit := '0';
38
  signal or_a_b : bit := '0';
39
  signal clk : bit := '0';
40

    
41
begin
42

    
43

    
44
  process_05_3_a : process is
45
  begin
46

    
47
    -- code from book:
48

    
49
    y <= not or_a_b after 5 ns;
50

    
51
    -- end of code from book
52

    
53
    wait on or_a_b;
54
  end process process_05_3_a;
55

    
56

    
57
  stimulus_05_3_a : process is
58
  begin
59
    or_a_b <= '1' after 20 ns,
60
              '0' after 40 ns;
61
    wait;
62
  end process stimulus_05_3_a;
63

    
64

    
65
  process_05_3_b : process is
66
                             constant T_pw : delay_length := 10 ns;
67
  begin
68

    
69
    -- code from book:
70

    
71
    clk <= '1' after T_pw, '0' after 2*T_pw;
72

    
73
    -- end of code from book
74

    
75
    wait for 2*T_pw;
76
  end process process_05_3_b;
77

    
78

    
79
end architecture test;