Project

General

Profile

Statistics
| Branch: | Tag: | Revision:

lustrec-tests / vhdl_json / vhdl_files / 2-exportOK / ghdl / ghdl / testsuite / vests / vhdl-93 / ashenden / compliant / ch_04_tb_04_03.json @ 3fd18385

History | View | Annotate | Download (3.43 KB)

1
{
2
  "DESIGN_FILE" : {
3
    "design_units" : [{
4
      "contexts" : [], "library" : ["ENTITY_DECLARATION", {
5
        "name" : ["IDENTIFIER", "test_bench_04_03"], "ENTITY_DECLARATIVE_PART" : [], "ENTITY_STATEMENT_PART" : []}
6
      ]}
7
    , {
8
      "contexts" : [["LIBRARY_CLAUSE", [["IDENTIFIER", "ch4_pkgs"]]], ["USE_CLAUSE", [["SELECTED_NAME", [["SIMPLE_NAME", "ch4_pkgs"], ["SIMPLE_NAME", "pk_04_02"]]]]]], "library" : ["ARCHITECTURE_BODY", {
9
        "name" : ["IDENTIFIER", "test_byte_swap_behavior"], "entity" : ["IDENTIFIER", "test_bench_04_03"], "ARCHITECTURE_DECLARATIVE_PART" : [{
10
          "declaration" : ["SIGNAL_DECLARATION", {
11
            "names" : [["IDENTIFIER", "input"], ["IDENTIFIER", "output"]], "typ" : {
12
              "name" : ["SIMPLE_NAME", "halfword"]}
13
            , "init_val" : ["EXPRESSION", {
14
              "args" : [["EXPRESSION", {
15
                "args" : [["EXPRESSION", {
16
                  "args" : [["EXPRESSION", {
17
                    "args" : [["CONSTANT_VALUE", {
18
                      "value" : ["CST_LITERAL", "x\"0000\""]}
19
                    ]]}
20
                  ]]}
21
                ]]}
22
              ]]}
23
            ]}
24
          ]}
25
        ], "ARCHITECTURE_STATEMENT_PART" : [["COMPONENT_INSTANTIATION_STATEMENT", {
26
          "name" : ["IDENTIFIER", "dut"], "inst_unit" : ["SELECTED_NAME", [["SIMPLE_NAME", "work"], ["IDENTIFIER", "byte_swap"]]], "inst_unit_type" : "entity", "archi_name" : ["IDENTIFIER", "behavior"], "port_map" : [{
27
            "formal_name" : ["SIMPLE_NAME", "input"], "actual_designator" : ["SIMPLE_NAME", "input"]}
28
          , {
29
            "formal_name" : ["SIMPLE_NAME", "output"], "actual_designator" : ["SIMPLE_NAME", "output"]}
30
          ]}
31
        ], ["PROCESS_STATEMENT", {
32
          "id" : ["IDENTIFIER", "stumulus"], "PROCESS_STATEMENT_PART" : [["WAIT_STATEMENT"], ["SIGNAL_ASSIGNMENT_STATEMENT", {
33
            "lhs" : ["SIMPLE_NAME", "input"], "rhs" : [{
34
              "value" : ["EXPRESSION", {
35
                "args" : [["EXPRESSION", {
36
                  "args" : [["EXPRESSION", {
37
                    "args" : [["EXPRESSION", {
38
                      "args" : [["CONSTANT_VALUE", {
39
                        "value" : ["CST_LITERAL", "x\"ff00\""]}
40
                      ]]}
41
                    ]]}
42
                  ]]}
43
                ]]}
44
              ]}
45
            ]}
46
          ], ["WAIT_STATEMENT"], ["SIGNAL_ASSIGNMENT_STATEMENT", {
47
            "lhs" : ["SIMPLE_NAME", "input"], "rhs" : [{
48
              "value" : ["EXPRESSION", {
49
                "args" : [["EXPRESSION", {
50
                  "args" : [["EXPRESSION", {
51
                    "args" : [["EXPRESSION", {
52
                      "args" : [["CONSTANT_VALUE", {
53
                        "value" : ["CST_LITERAL", "x\"00ff\""]}
54
                      ]]}
55
                    ]]}
56
                  ]]}
57
                ]]}
58
              ]}
59
            ]}
60
          ], ["WAIT_STATEMENT"], ["SIGNAL_ASSIGNMENT_STATEMENT", {
61
            "lhs" : ["SIMPLE_NAME", "input"], "rhs" : [{
62
              "value" : ["EXPRESSION", {
63
                "args" : [["EXPRESSION", {
64
                  "args" : [["EXPRESSION", {
65
                    "args" : [["EXPRESSION", {
66
                      "args" : [["CONSTANT_VALUE", {
67
                        "value" : ["CST_LITERAL", "x\"aa33\""]}
68
                      ]]}
69
                    ]]}
70
                  ]]}
71
                ]]}
72
              ]}
73
            ]}
74
          ], ["WAIT_STATEMENT"], ["WAIT_STATEMENT"]]}
75
        ]]}
76
      ]}
77
    ]}
78
  }