Project

General

Profile

Statistics
| Branch: | Tag: | Revision:

lustrec-tests / vhdl_json / vhdl_files / 2-exportOK / ghdl / ghdl / testsuite / vests / vhdl-93 / ashenden / compliant / ch_04_tb_04_01.vhd @ 3fd18385

History | View | Annotate | Download (1.82 KB)

1

    
2
-- Copyright (C) 1996 Morgan Kaufmann Publishers, Inc
3

    
4
-- This file is part of VESTs (Vhdl tESTs).
5

    
6
-- VESTs is free software; you can redistribute it and/or modify it
7
-- under the terms of the GNU General Public License as published by the
8
-- Free Software Foundation; either version 2 of the License, or (at
9
-- your option) any later version. 
10

    
11
-- VESTs is distributed in the hope that it will be useful, but WITHOUT
12
-- ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
13
-- FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License
14
-- for more details. 
15

    
16
-- You should have received a copy of the GNU General Public License
17
-- along with VESTs; if not, write to the Free Software Foundation,
18
-- Inc., 59 Temple Place, Suite 330, Boston, MA  02111-1307  USA 
19

    
20
-- ---------------------------------------------------------------------
21
--
22
-- $Id: ch_04_tb_04_01.vhd,v 1.2 2001-11-03 23:19:37 paw Exp $
23
-- $Revision: 1.2 $
24
--
25
-- ---------------------------------------------------------------------
26

    
27
entity test_bench_04_01 is
28
end entity test_bench_04_01;
29

    
30
library ch4_pkgs;
31
use ch4_pkgs.pk_04_01.all;
32

    
33
architecture test_coeff_ram_abstract of test_bench_04_01 is
34

    
35
  signal rd, wr : bit := '0';
36
  signal addr : coeff_ram_address := 0;
37
  signal d_in, d_out : real := 0.0;
38

    
39
begin
40

    
41
  dut : entity work.coeff_ram(abstract)
42
    port map ( rd => rd, wr => wr,
43
	       addr => addr,
44
	       d_in => d_in, d_out => d_out );
45

    
46
  stumulus : process is
47

    
48
  begin
49
    wait for 100 ns;
50

    
51
    addr <= 10;  d_in <= 10.0;  wait for 10 ns;
52
    wr <= '1';			wait for 10 ns;
53
    d_in <= 20.0;  		wait for 10 ns;
54
    wr <= '0';			wait for 70 ns;
55

    
56
    addr <= 20;			wait for 10 ns;
57
    rd <= '1';			wait for 10 ns;
58
    addr <= 10;			wait for 10 ns;
59
    rd <= '0';			wait for 10 ns;
60

    
61
    wait;
62
  end process stumulus;
63

    
64
end architecture test_coeff_ram_abstract;