Project

General

Profile

Statistics
| Branch: | Tag: | Revision:

lustrec-tests / vhdl_json / vhdl_files / 2-exportOK / ghdl / ghdl / testsuite / vests / vhdl-93 / ashenden / compliant / ch_03_tb_03_08.vhd @ 3fd18385

History | View | Annotate | Download (1.72 KB)

1

    
2
-- Copyright (C) 1996 Morgan Kaufmann Publishers, Inc
3

    
4
-- This file is part of VESTs (Vhdl tESTs).
5

    
6
-- VESTs is free software; you can redistribute it and/or modify it
7
-- under the terms of the GNU General Public License as published by the
8
-- Free Software Foundation; either version 2 of the License, or (at
9
-- your option) any later version. 
10

    
11
-- VESTs is distributed in the hope that it will be useful, but WITHOUT
12
-- ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
13
-- FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License
14
-- for more details. 
15

    
16
-- You should have received a copy of the GNU General Public License
17
-- along with VESTs; if not, write to the Free Software Foundation,
18
-- Inc., 59 Temple Place, Suite 330, Boston, MA  02111-1307  USA 
19

    
20
-- ---------------------------------------------------------------------
21
--
22
-- $Id: ch_03_tb_03_08.vhd,v 1.2 2001-10-24 23:30:59 paw Exp $
23
-- $Revision: 1.2 $
24
--
25
-- ---------------------------------------------------------------------
26

    
27
entity test_bench_03_08 is
28
end entity test_bench_03_08;
29

    
30
architecture test_SR_flipflop_checking of test_bench_03_08 is
31

    
32
  signal S, R, Q : bit := '0';
33

    
34
begin
35

    
36
  dut : entity work.SR_flipflop(checking)
37
    port map ( S => S, R => R, Q => Q );
38

    
39
  stumulus : process is
40

    
41
  begin
42
    wait for 10 ns;
43
    S <= '1';			wait for 10 ns;
44
    S <= '0';			wait for 10 ns;
45
    S <= '1';			wait for 10 ns;
46
    S <= '0';			wait for 10 ns;
47
    R <= '1';			wait for 10 ns;
48
    R <= '0';			wait for 10 ns;
49
    R <= '1';			wait for 10 ns;
50
    R <= '0';			wait for 10 ns;
51
    S <= '1';	R <= '1';	wait for 10 ns;
52
    R <= '0';			wait for 10 ns;
53
    S <= '0';			wait for 10 ns;
54

    
55
    wait;
56
  end process stumulus;
57

    
58
end architecture test_SR_flipflop_checking;