Project

General

Profile

Statistics
| Branch: | Tag: | Revision:

lustrec-tests / vhdl_json / vhdl_files / 2-exportOK / ghdl / ghdl / testsuite / vests / vhdl-93 / ashenden / compliant / ch_01_fg_01_13.vhd @ 3fd18385

History | View | Annotate | Download (1.61 KB)

1

    
2
-- Copyright (C) 1996 Morgan Kaufmann Publishers, Inc
3

    
4
-- This file is part of VESTs (Vhdl tESTs).
5

    
6
-- VESTs is free software; you can redistribute it and/or modify it
7
-- under the terms of the GNU General Public License as published by the
8
-- Free Software Foundation; either version 2 of the License, or (at
9
-- your option) any later version. 
10

    
11
-- VESTs is distributed in the hope that it will be useful, but WITHOUT
12
-- ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
13
-- FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License
14
-- for more details. 
15

    
16
-- You should have received a copy of the GNU General Public License
17
-- along with VESTs; if not, write to the Free Software Foundation,
18
-- Inc., 59 Temple Place, Suite 330, Boston, MA  02111-1307  USA 
19

    
20
-- ---------------------------------------------------------------------
21
--
22
-- $Id: ch_01_fg_01_13.vhd,v 1.1.1.1 2001-08-22 18:20:47 paw Exp $
23
-- $Revision: 1.1.1.1 $
24
--
25
-- ---------------------------------------------------------------------
26

    
27
entity test_bench is
28
end entity test_bench;
29

    
30
architecture test_reg4 of test_bench is
31

    
32
  signal d0, d1, d2, d3, en, clk, q0, q1, q2, q3 : bit;
33

    
34
begin
35

    
36
  dut : entity work.reg4(behav)
37
    port map ( d0, d1, d2, d3, en, clk, q0, q1, q2, q3 );
38

    
39
  stimulus : process is
40
  begin
41
    d0 <= '1';  d1 <= '1';  d2 <= '1';  d3 <= '1';
42
    en <= '0';  clk <= '0';
43
    wait for 20 ns;
44
    en <= '1';  wait for 20 ns;
45
    clk <= '1';  wait for 20 ns;
46
    d0 <= '0';  d1 <= '0';  d2 <= '0';  d3 <= '0';  wait for 20 ns;
47
    en <= '0';  wait for 20 ns;
48
    -- . . .
49
    wait;
50
  end process stimulus;
51

    
52
end architecture test_reg4;