Project

General

Profile

Statistics
| Branch: | Tag: | Revision:

lustrec-tests / vhdl_json / vhdl_files / 2-exportOK / ghdl / ghdl / testsuite / vests / vhdl-93 / ashenden / compliant / ch_01_fg_01_08.vhd @ 3fd18385

History | View | Annotate | Download (1.5 KB)

1

    
2
-- Copyright (C) 1996 Morgan Kaufmann Publishers, Inc
3

    
4
-- This file is part of VESTs (Vhdl tESTs).
5

    
6
-- VESTs is free software; you can redistribute it and/or modify it
7
-- under the terms of the GNU General Public License as published by the
8
-- Free Software Foundation; either version 2 of the License, or (at
9
-- your option) any later version. 
10

    
11
-- VESTs is distributed in the hope that it will be useful, but WITHOUT
12
-- ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
13
-- FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License
14
-- for more details. 
15

    
16
-- You should have received a copy of the GNU General Public License
17
-- along with VESTs; if not, write to the Free Software Foundation,
18
-- Inc., 59 Temple Place, Suite 330, Boston, MA  02111-1307  USA 
19

    
20
-- ---------------------------------------------------------------------
21
--
22
-- $Id: ch_01_fg_01_08.vhd,v 1.2 2001-10-26 16:29:33 paw Exp $
23
-- $Revision: 1.2 $
24
--
25
-- ---------------------------------------------------------------------
26

    
27
architecture behav of reg4 is
28
begin
29

    
30
  storage : process is
31
                      variable stored_d0, stored_d1, stored_d2, stored_d3 : bit;
32
  begin 
33
    if en = '1' and clk = '1' then
34
      stored_d0 := d0;
35
      stored_d1 := d1;
36
      stored_d2 := d2;
37
      stored_d3 := d3;
38
    end if;
39
    q0 <= stored_d0 after 5 ns;
40
    q1 <= stored_d1 after 5 ns;
41
    q2 <= stored_d2 after 5 ns;
42
    q3 <= stored_d3 after 5 ns;
43
    wait on d0, d1, d2, d3, en, clk;
44
  end process storage;
45

    
46
end architecture behav;