Project

General

Profile

Statistics
| Branch: | Tag: | Revision:

lustrec-tests / vhdl_json / vhdl_files / 2-exportOK / cnes_guidelines / rule / data / STD_00700_bad.json @ 3fd18385

History | View | Annotate | Download (6.79 KB)

1
{
2
  "DESIGN_FILE" : {
3
    "design_units" : [{
4
      "contexts" : [["LIBRARY_CLAUSE", [["IDENTIFIER", "IEEE"]]], ["USE_CLAUSE", [["SELECTED_NAME", [["SIMPLE_NAME", "IEEE"], ["SIMPLE_NAME", "std_logic_1164"]]]]], ["USE_CLAUSE", [["SELECTED_NAME", [["SIMPLE_NAME", "IEEE"], ["SIMPLE_NAME", "numeric_std"]]]]], ["LIBRARY_CLAUSE", [["IDENTIFIER", "work"]]], ["USE_CLAUSE", [["SELECTED_NAME", [["SIMPLE_NAME", "work"], ["SIMPLE_NAME", "pkg_HBK"]]]]]], "library" : ["ENTITY_DECLARATION", {
5
        "name" : ["IDENTIFIER", "STD_00700_bad"], "ports" : [{
6
          "names" : [["IDENTIFIER", "i_Clock"]], "mode" : ["in"], "typ" : {
7
            "name" : ["SIMPLE_NAME", "std_logic"]}
8
          }
9
        , {
10
          "names" : [["IDENTIFIER", "i_Reset_n"]], "mode" : ["in"], "typ" : {
11
            "name" : ["SIMPLE_NAME", "std_logic"]}
12
          }
13
        , {
14
          "names" : [["IDENTIFIER", "i_D"]], "mode" : ["in"], "typ" : {
15
            "name" : ["SIMPLE_NAME", "std_logic"]}
16
          }
17
        , {
18
          "names" : [["IDENTIFIER", "o_Q"]], "mode" : ["out"], "typ" : {
19
            "name" : ["SIMPLE_NAME", "std_logic"]}
20
          }
21
        ], "ENTITY_DECLARATIVE_PART" : [], "ENTITY_STATEMENT_PART" : []}
22
      ]}
23
    , {
24
      "contexts" : [], "library" : ["ARCHITECTURE_BODY", {
25
        "name" : ["IDENTIFIER", "Behavioral"], "entity" : ["IDENTIFIER", "STD_00700_bad"], "ARCHITECTURE_DECLARATIVE_PART" : [{
26
          "declaration" : ["SIGNAL_DECLARATION", {
27
            "names" : [["IDENTIFIER", "temp"]], "typ" : {
28
              "name" : ["SIMPLE_NAME", "std_logic"]}
29
            }
30
          ]}
31
        , {
32
          "declaration" : ["SIGNAL_DECLARATION", {
33
            "names" : [["IDENTIFIER", "D"]], "typ" : {
34
              "name" : ["SIMPLE_NAME", "std_logic"]}
35
            }
36
          ]}
37
        , {
38
          "declaration" : ["SIGNAL_DECLARATION", {
39
            "names" : [["IDENTIFIER", "Q"]], "typ" : {
40
              "name" : ["SIMPLE_NAME", "std_logic"]}
41
            }
42
          ]}
43
        ], "ARCHITECTURE_STATEMENT_PART" : [["CONDITIONAL_SIGNAL_ASSIGNMENT", {
44
          "postponed" : false, "lhs" : ["SIMPLE_NAME", "temp"], "rhs" : [{
45
            "expr" : [{
46
              "value" : ["EXPRESSION", {
47
                "args" : [["EXPRESSION", {
48
                  "args" : [["EXPRESSION", {
49
                    "args" : [["EXPRESSION", {
50
                      "args" : [["CALL", ["SIMPLE_NAME", "i_D"]]]}
51
                    ]]}
52
                  ]]}
53
                ]]}
54
              ]}
55
            ]}
56
          ]}
57
        ], ["COMPONENT_INSTANTIATION_STATEMENT", {
58
          "name" : ["IDENTIFIER", "DFlipFlop1"], "inst_unit" : ["SIMPLE_NAME", "DFlipFlop"], "inst_unit_type" : "component", "port_map" : [{
59
            "formal_name" : ["SIMPLE_NAME", "i_Clock"], "actual_designator" : ["SIMPLE_NAME", "i_Clock"]}
60
          , {
61
            "formal_name" : ["SIMPLE_NAME", "i_Reset_n"], "actual_designator" : ["SIMPLE_NAME", "i_Reset_n"]}
62
          , {
63
            "formal_name" : ["SIMPLE_NAME", "i_D"], "actual_designator" : ["SIMPLE_NAME", "temp"]}
64
          , {
65
            "formal_name" : ["SIMPLE_NAME", "o_Q"], "actual_designator" : ["SIMPLE_NAME", "D"]}
66
          , {
67
            "formal_name" : ["SIMPLE_NAME", "o_Q_n"], "actual_designator" : ["OPEN"]}
68
          ]}
69
        ], ["PROCESS_STATEMENT", {
70
          "id" : ["IDENTIFIER", "P_FlipFlop"], "active_sigs" : [["SIMPLE_NAME", "i_Reset_n"], ["SIMPLE_NAME", "i_Clock"]], "PROCESS_STATEMENT_PART" : [["IF_STATEMENT", {
71
            "if_cases" : [{
72
              "if_cond" : ["EXPRESSION", {
73
                "args" : [["EXPRESSION", {
74
                  "args" : [["EXPRESSION", {
75
                    "args" : [["EXPRESSION", {
76
                      "args" : [["EXPRESSION", {
77
                        "id" : "=", "args" : [["EXPRESSION", {
78
                          "args" : [["EXPRESSION", {
79
                            "args" : [["EXPRESSION", {
80
                              "args" : [["CALL", ["SIMPLE_NAME", "i_Reset_n"]]]}
81
                            ]]}
82
                          ]]}
83
                        ], ["EXPRESSION", {
84
                          "args" : [["EXPRESSION", {
85
                            "args" : [["EXPRESSION", {
86
                              "args" : [["CONSTANT_VALUE", {
87
                                "value" : ["CST_LITERAL", "'0'"]}
88
                              ]]}
89
                            ]]}
90
                          ]]}
91
                        ]]}
92
                      ]]}
93
                    ]]}
94
                  ]]}
95
                ]]}
96
              ], "if_block" : [["SIGNAL_ASSIGNMENT_STATEMENT", {
97
                "lhs" : ["SIMPLE_NAME", "Q"], "rhs" : [{
98
                  "value" : ["EXPRESSION", {
99
                    "args" : [["EXPRESSION", {
100
                      "args" : [["EXPRESSION", {
101
                        "args" : [["EXPRESSION", {
102
                          "args" : [["CONSTANT_VALUE", {
103
                            "value" : ["CST_LITERAL", "'0'"]}
104
                          ]]}
105
                        ]]}
106
                      ]]}
107
                    ]]}
108
                  ]}
109
                ]}
110
              ]]}
111
            , {
112
              "if_cond" : ["EXPRESSION", {
113
                "args" : [["EXPRESSION", {
114
                  "args" : [["EXPRESSION", {
115
                    "args" : [["EXPRESSION", {
116
                      "args" : [["EXPRESSION", {
117
                        "args" : [["EXPRESSION", {
118
                          "args" : [["EXPRESSION", {
119
                            "args" : [["EXPRESSION", {
120
                              "args" : [["CALL", ["INDEXED_NAME", {
121
                                "id" : ["SIMPLE_NAME", "rising_edge"], "exprs" : [["EXPRESSION", {
122
                                  "args" : [["EXPRESSION", {
123
                                    "args" : [["EXPRESSION", {
124
                                      "args" : [["EXPRESSION", {
125
                                        "args" : [["CALL", ["SIMPLE_NAME", "i_Clock"]]]}
126
                                      ]]}
127
                                    ]]}
128
                                  ]]}
129
                                ]]}
130
                              ]]]}
131
                            ]]}
132
                          ]]}
133
                        ]]}
134
                      ]]}
135
                    ]]}
136
                  ]]}
137
                ]]}
138
              ], "if_block" : [["SIGNAL_ASSIGNMENT_STATEMENT", {
139
                "lhs" : ["SIMPLE_NAME", "Q"], "rhs" : [{
140
                  "value" : ["EXPRESSION", {
141
                    "args" : [["EXPRESSION", {
142
                      "args" : [["EXPRESSION", {
143
                        "args" : [["EXPRESSION", {
144
                          "args" : [["CALL", ["SIMPLE_NAME", "D"]]]}
145
                        ]]}
146
                      ]]}
147
                    ]]}
148
                  ]}
149
                ]}
150
              ]]}
151
            ]}
152
          ]]}
153
        ]]}
154
      ]}
155
    ]}
156
  }