Project

General

Profile

Statistics
| Branch: | Tag: | Revision:

lustrec-tests / vhdl_json / vhdl_files / 2-exportOK / cnes_guidelines / rule / data / CNE_04900_bad.json @ 3fd18385

History | View | Annotate | Download (3.42 KB)

1
{
2
  "DESIGN_FILE" : {
3
    "design_units" : [{
4
      "contexts" : [["LIBRARY_CLAUSE", [["IDENTIFIER", "IEEE"]]], ["USE_CLAUSE", [["SELECTED_NAME", [["SIMPLE_NAME", "IEEE"], ["SIMPLE_NAME", "std_logic_1164"]]]]], ["USE_CLAUSE", [["SELECTED_NAME", [["SIMPLE_NAME", "IEEE"], ["SIMPLE_NAME", "numeric_std"]]]]], ["LIBRARY_CLAUSE", [["IDENTIFIER", "work"]]], ["USE_CLAUSE", [["SELECTED_NAME", [["SIMPLE_NAME", "work"], ["SIMPLE_NAME", "pkg_HBK"]]]]]], "library" : ["ENTITY_DECLARATION", {
5
        "name" : ["IDENTIFIER", "CNE_04900_bad"], "ports" : [{
6
          "names" : [["IDENTIFIER", "i_Clock"]], "mode" : ["in"], "typ" : {
7
            "name" : ["SIMPLE_NAME", "std_logic"]}
8
          }
9
        , {
10
          "names" : [["IDENTIFIER", "i_Reset_n"]], "mode" : ["in"], "typ" : {
11
            "name" : ["SIMPLE_NAME", "std_logic"]}
12
          }
13
        , {
14
          "names" : [["IDENTIFIER", "i_Enable"]], "mode" : ["in"], "typ" : {
15
            "name" : ["SIMPLE_NAME", "std_logic"]}
16
          }
17
        , {
18
          "names" : [["IDENTIFIER", "i_D"]], "mode" : ["in"], "typ" : {
19
            "name" : ["SIMPLE_NAME", "std_logic"]}
20
          }
21
        , {
22
          "names" : [["IDENTIFIER", "o_Q"]], "mode" : ["out"], "typ" : {
23
            "name" : ["SIMPLE_NAME", "std_logic"]}
24
          }
25
        ], "ENTITY_DECLARATIVE_PART" : [], "ENTITY_STATEMENT_PART" : []}
26
      ]}
27
    , {
28
      "contexts" : [], "library" : ["ARCHITECTURE_BODY", {
29
        "name" : ["IDENTIFIER", "Behavioral"], "entity" : ["IDENTIFIER", "CNE_04900_bad"], "ARCHITECTURE_DECLARATIVE_PART" : [{
30
          "declaration" : ["SIGNAL_DECLARATION", {
31
            "names" : [["IDENTIFIER", "Gated_Clock"]], "typ" : {
32
              "name" : ["SIMPLE_NAME", "std_logic"]}
33
            }
34
          ]}
35
        ], "ARCHITECTURE_STATEMENT_PART" : [["CONDITIONAL_SIGNAL_ASSIGNMENT", {
36
          "postponed" : false, "lhs" : ["SIMPLE_NAME", "Gated_Clock"], "rhs" : [{
37
            "expr" : [{
38
              "value" : ["EXPRESSION", {
39
                "id" : "and", "args" : [["EXPRESSION", {
40
                  "args" : [["EXPRESSION", {
41
                    "args" : [["EXPRESSION", {
42
                      "args" : [["EXPRESSION", {
43
                        "args" : [["CALL", ["SIMPLE_NAME", "i_Clock"]]]}
44
                      ]]}
45
                    ]]}
46
                  ]]}
47
                ], ["EXPRESSION", {
48
                  "args" : [["EXPRESSION", {
49
                    "args" : [["EXPRESSION", {
50
                      "args" : [["EXPRESSION", {
51
                        "args" : [["CALL", ["SIMPLE_NAME", "i_Enable"]]]}
52
                      ]]}
53
                    ]]}
54
                  ]]}
55
                ]]}
56
              ]}
57
            ]}
58
          ]}
59
        ], ["COMPONENT_INSTANTIATION_STATEMENT", {
60
          "name" : ["IDENTIFIER", "DFF"], "inst_unit" : ["SIMPLE_NAME", "DFlipFlop"], "inst_unit_type" : "component", "port_map" : [{
61
            "formal_name" : ["SIMPLE_NAME", "i_Clock"], "actual_designator" : ["SIMPLE_NAME", "Gated_Clock"]}
62
          , {
63
            "formal_name" : ["SIMPLE_NAME", "i_Reset_n"], "actual_designator" : ["SIMPLE_NAME", "i_Reset_n"]}
64
          , {
65
            "formal_name" : ["SIMPLE_NAME", "i_D"], "actual_designator" : ["SIMPLE_NAME", "i_D"]}
66
          , {
67
            "formal_name" : ["SIMPLE_NAME", "o_Q"], "actual_designator" : ["SIMPLE_NAME", "o_Q"]}
68
          , {
69
            "formal_name" : ["SIMPLE_NAME", "o_Q_n"], "actual_designator" : ["OPEN"]}
70
          ]}
71
        ]]}
72
      ]}
73
    ]}
74
  }