Project

General

Profile

Revision 3fd18385 vhdl_json/vhdl_files/2-exportOK/ghdl/ghdl/testsuite/vests/vhdl-93/ashenden/compliant/ch_15_dlxtst-b.json

View differences:

vhdl_json/vhdl_files/2-exportOK/ghdl/ghdl/testsuite/vests/vhdl-93/ashenden/compliant/ch_15_dlxtst-b.json
164 164
          , {
165 165
            "formal_name" : ["SIMPLE_NAME", "write_enable"], "actual_designator" : ["SIMPLE_NAME", "write_enable"]}
166 166
          , {
167
            "formal_name" : ["SIMPLE_NAME", "burst"], "actual_designator" : ["SIMPLE_NAME", "open"]}
167
            "formal_name" : ["SIMPLE_NAME", "burst"], "actual_designator" : ["OPEN"]}
168 168
          , {
169 169
            "formal_name" : ["SIMPLE_NAME", "mem_enable"], "actual_designator" : ["SIMPLE_NAME", "mem_enable"]}
170 170
          , {

Also available in: Unified diff