Project

General

Profile

Revision 3fd18385 vhdl_json/vhdl_files/2-exportOK/cnes_guidelines/rule/data/STD_05700_bad.json

View differences:

vhdl_json/vhdl_files/2-exportOK/cnes_guidelines/rule/data/STD_05700_bad.json
64 64
          , {
65 65
            "formal_name" : ["SIMPLE_NAME", "o_Q"], "actual_designator" : ["SIMPLE_NAME", "Enable_r"]}
66 66
          , {
67
            "formal_name" : ["SIMPLE_NAME", "o_Q_n"], "actual_designator" : ["SIMPLE_NAME", "open"]}
67
            "formal_name" : ["SIMPLE_NAME", "o_Q_n"], "actual_designator" : ["OPEN"]}
68 68
          ]}
69 69
        ], ["CONDITIONAL_SIGNAL_ASSIGNMENT", {
70 70
          "postponed" : false, "lhs" : ["SIMPLE_NAME", "Gated_Clock"], "rhs" : [{
......
155 155
                        "args" : [["EXPRESSION", {
156 156
                          "args" : [["EXPRESSION", {
157 157
                            "args" : [["EXPRESSION", {
158
                              "args" : [["CALL", ["FUNCTION_CALL", {
159
                                "id" : ["SIMPLE_NAME", "rising_edge"], "assoc_list" : [{
160
                                  "actual_designator" : ["SIMPLE_NAME", "Gated_Clock"]}
161
                                ]}
158
                              "args" : [["CALL", ["INDEXED_NAME", {
159
                                "id" : ["SIMPLE_NAME", "rising_edge"], "exprs" : [["EXPRESSION", {
160
                                  "args" : [["EXPRESSION", {
161
                                    "args" : [["EXPRESSION", {
162
                                      "args" : [["EXPRESSION", {
163
                                        "args" : [["CALL", ["SIMPLE_NAME", "Gated_Clock"]]]}
164
                                      ]]}
165
                                    ]]}
166
                                  ]]}
167
                                ]]}
162 168
                              ]]]}
163 169
                            ]]}
164 170
                          ]]}

Also available in: Unified diff