Project

General

Profile

Statistics
| Branch: | Tag: | Revision:

lustrec-tests / vhdl_json / vhdl_files / 2-exportOK / ghdl / ghdl / testsuite / vests / vhdl-93 / ashenden / compliant / ap_a_fg_a_10.vhd @ 3fd18385

History | View | Annotate | Download (1.76 KB)

1 3fd18385 Arnaud Dieumegard
2
-- Copyright (C) 1996 Morgan Kaufmann Publishers, Inc
3
4
-- This file is part of VESTs (Vhdl tESTs).
5
6
-- VESTs is free software; you can redistribute it and/or modify it
7
-- under the terms of the GNU General Public License as published by the
8
-- Free Software Foundation; either version 2 of the License, or (at
9
-- your option) any later version. 
10
11
-- VESTs is distributed in the hope that it will be useful, but WITHOUT
12
-- ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
13
-- FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License
14
-- for more details. 
15
16
-- You should have received a copy of the GNU General Public License
17
-- along with VESTs; if not, write to the Free Software Foundation,
18
-- Inc., 59 Temple Place, Suite 330, Boston, MA  02111-1307  USA 
19
20
-- ---------------------------------------------------------------------
21
--
22
-- $Id: ap_a_fg_a_10.vhd,v 1.1.1.1 2001-08-22 18:20:47 paw Exp $
23
-- $Revision: 1.1.1.1 $
24
--
25
-- ---------------------------------------------------------------------
26
27
entity fg_a_10 is
28
end entity fg_a_10;
29
30
31
library ieee;  use ieee.std_logic_1164.all;
32
33
architecture test of fg_a_10 is
34
35
  signal clk25M, resetl : std_ulogic;
36
  signal data, odat : std_ulogic_vector(7 downto 0);
37
38
begin
39
40
  -- code from book
41
42
  right_way : process ( clk25M, resetl )
43
  begin
44
    if resetl = '0' then
45
      odat <= B"0000_0000";
46
    elsif rising_edge(clk25M) then
47
      if data = B"0000_0000" then
48
        odat <= B"0000_0001";
49
      else
50
        odat <= data;
51
      end if;
52
    end if;
53
  end process right_way;
54
55
  -- end code from book
56
57
  data <= odat(6 downto 0) & '0';
58
59
  clk_gen : process is
60
  begin
61
    clk25M <= '0', '1' after 10 ns;
62
    wait for 20 ns;
63
  end process clk_gen;
64
65
  resetl <= '1', '0' after 20 ns, '1' after 60 ns;
66
67
end architecture test;