Project

General

Profile

Statistics
| Branch: | Tag: | Revision:

lustrec-tests / vhdl_json / vhdl_files / 2-exportOK / ghdl / ghdl / testsuite / gna / sr2553 / 2553.json @ 3fd18385

History | View | Annotate | Download (4.72 KB)

1 2051e520 Arnaud Dieumegard 
{
2 
  "DESIGN_FILE" : {
3 
    "design_units" : [{
4 
      "contexts" : [["LIBRARY_CLAUSE", [["IDENTIFIER", "ieee"]]], ["USE_CLAUSE", [["SELECTED_NAME", [["SIMPLE_NAME", "ieee"], ["SIMPLE_NAME", "std_logic_1164"]]]]]], "library" : ["ENTITY_DECLARATION", {
5 
        "name" : ["IDENTIFIER", "e1"], "ports" : [{
6 
          "names" : [["IDENTIFIER", "r1"]], "mode" : ["in"], "typ" : {
7 
            "name" : ["SIMPLE_NAME", "real"]}
8 
          }
9 
        , {
10 
          "names" : [["IDENTIFIER", "slv1"]], "mode" : ["in"], "typ" : {
11 
            "name" : ["SIMPLE_NAME", "std_logic_vector"], "const" : ["INDEX_CONSTRAINT", {
12 
              "ranges" : [["RANGE_WITH_DIRECTION", {
13 
                "direction" : "downto", "from" : ["EXPRESSION", {
14 
                  "args" : [["EXPRESSION", {
15 
                    "args" : [["CONSTANT_VALUE", {
16 
                      "value" : ["CST_LITERAL", "7"]}
17 
                    ]]}
18 
                  ]]}
19 
                ], "_to" : ["EXPRESSION", {
20 
                  "args" : [["EXPRESSION", {
21 
                    "args" : [["CONSTANT_VALUE", {
22 
                      "value" : ["CST_LITERAL", "0"]}
23 
                    ]]}
24 
                  ]]}
25 
                ]}
26 
              ]]}
27 
            ]}
28 
          }
29 
        , {
30 
          "names" : [["IDENTIFIER", "sl1"]], "mode" : ["in"], "typ" : {
31 
            "name" : ["SIMPLE_NAME", "std_logic"]}
32 
          }
33 
        ], "ENTITY_DECLARATIVE_PART" : [], "ENTITY_STATEMENT_PART" : []}
34 
      ]}
35 
    , {
36 
      "contexts" : [], "library" : ["ARCHITECTURE_BODY", {
37 
        "name" : ["IDENTIFIER", "a"], "entity" : ["IDENTIFIER", "e1"], "ARCHITECTURE_DECLARATIVE_PART" : [], "ARCHITECTURE_STATEMENT_PART" : []}
38 
      ]}
39 
    , {
40 
      "contexts" : [["LIBRARY_CLAUSE", [["IDENTIFIER", "ieee"]]], ["USE_CLAUSE", [["SELECTED_NAME", [["SIMPLE_NAME", "ieee"], ["SIMPLE_NAME", "std_logic_1164"]]]]]], "library" : ["ENTITY_DECLARATION", {
41 
        "name" : ["IDENTIFIER", "e2"], "ENTITY_DECLARATIVE_PART" : [], "ENTITY_STATEMENT_PART" : []}
42 
      ]}
43 
    , {
44 
      "contexts" : [], "library" : ["ARCHITECTURE_BODY", {
45 
        "name" : ["IDENTIFIER", "a"], "entity" : ["IDENTIFIER", "e2"], "ARCHITECTURE_DECLARATIVE_PART" : [{
46 
          "declaration" : ["CONSTANT_DECLARATION", {
47 
            "names" : [["IDENTIFIER", "r2"]], "typ" : {
48 
              "name" : ["SIMPLE_NAME", "integer"]}
49 
            , "init_val" : ["EXPRESSION", {
50 
              "args" : [["EXPRESSION", {
51 
                "args" : [["EXPRESSION", {
52 
                  "args" : [["EXPRESSION", {
53 
                    "args" : [["CONSTANT_VALUE", {
54 
                      "value" : ["CST_LITERAL", "10"], "unit_name" : ["SIMPLE_NAME", "e6"]}
55 
                    ]]}
56 
                  ]]}
57 
                ]]}
58 
              ]]}
59 
            ]}
60 
          ]}
61 
        , {
62 
          "declaration" : ["SIGNAL_DECLARATION", {
63 
            "names" : [["IDENTIFIER", "slv2"]], "typ" : {
64 
              "name" : ["SIMPLE_NAME", "std_logic_vector"], "const" : ["INDEX_CONSTRAINT", {
65 
                "ranges" : [["RANGE_WITH_DIRECTION", {
66 
                  "direction" : "downto", "from" : ["EXPRESSION", {
67 
                    "args" : [["EXPRESSION", {
68 
                      "args" : [["CONSTANT_VALUE", {
69 
                        "value" : ["CST_LITERAL", "7"]}
70 
                      ]]}
71 
                    ]]}
72 
                  ], "_to" : ["EXPRESSION", {
73 
                    "args" : [["EXPRESSION", {
74 
                      "args" : [["CONSTANT_VALUE", {
75 
                        "value" : ["CST_LITERAL", "0"]}
76 
                      ]]}
77 
                    ]]}
78 
                  ]}
79 
                ]]}
80 
              ]}
81 
            }
82 
          ]}
83 
        , {
84 
          "declaration" : ["SIGNAL_DECLARATION", {
85 
            "names" : [["IDENTIFIER", "sl2"]], "typ" : {
86 
              "name" : ["SIMPLE_NAME", "std_logic"]}
87 
            }
88 
          ]}
89 
        ], "ARCHITECTURE_STATEMENT_PART" : [["COMPONENT_INSTANTIATION_STATEMENT", {
90 ddabd63e Arnaud Dieumegard 
          "name" : ["IDENTIFIER", "tx"], "inst_unit" : ["SELECTED_NAME", [["SIMPLE_NAME", "work"], ["IDENTIFIER", "e1"]]], "inst_unit_type" : "entity", "port_map" : [{
91 3fd18385 Arnaud Dieumegard 
            "formal_name" : ["SIMPLE_NAME", "r1"], "actual_designator" : ["INDEXED_NAME", {
92 
              "id" : ["SIMPLE_NAME", "real"], "exprs" : [["EXPRESSION", {
93 2051e520 Arnaud Dieumegard 
                "args" : [["EXPRESSION", {
94 
                  "args" : [["EXPRESSION", {
95 3fd18385 Arnaud Dieumegard 
                    "args" : [["EXPRESSION", {
96 
                      "args" : [["CALL", ["SIMPLE_NAME", "r2_wrong"]]]}
97 
                    ]]}
98 2051e520 Arnaud Dieumegard 
                  ]]}
99 
                ]]}
100 
              ]]}
101 
            ]}
102 
          , {
103 
            "formal_name" : ["SIMPLE_NAME", "slv1"], "actual_designator" : ["SIMPLE_NAME", "slv2"]}
104 
          , {
105 
            "formal_name" : ["SIMPLE_NAME", "sl1"], "actual_designator" : ["SIMPLE_NAME", "sl2"]}
106 
          ]}
107 
        ]]}
108 
      ]}
109 
    ]}
110 
  }