lustrec-tests / vhdl_json / vhdl_files / 2-exportOK / cnes_guidelines / rule / data / STD_01700_good.json @ 3fd18385
History | View | Annotate | Download (5.53 KB)
1 | 2051e520 | Arnaud Dieumegard | { |
---|---|---|---|
2 | "DESIGN_FILE" : {
|
||
3 | "design_units" : [{
|
||
4 | "contexts" : [["LIBRARY_CLAUSE", [["IDENTIFIER", "IEEE"]]], ["USE_CLAUSE", [["SELECTED_NAME", [["SIMPLE_NAME", "IEEE"], ["SIMPLE_NAME", "std_logic_1164"]]]]], ["USE_CLAUSE", [["SELECTED_NAME", [["SIMPLE_NAME", "IEEE"], ["SIMPLE_NAME", "numeric_std"]]]]]], "library" : ["ENTITY_DECLARATION", { |
||
5 | "name" : ["IDENTIFIER", "STD_01700_good"], "ports" : [{ |
||
6 | "names" : [["IDENTIFIER", "i_Clock"]], "mode" : ["in"], "typ" : { |
||
7 | "name" : ["SIMPLE_NAME", "std_logic"]} |
||
8 | } |
||
9 | , { |
||
10 | "names" : [["IDENTIFIER", "i_Reset_n"]], "mode" : ["in"], "typ" : { |
||
11 | "name" : ["SIMPLE_NAME", "std_logic"]} |
||
12 | } |
||
13 | , { |
||
14 | "names" : [["IDENTIFIER", "i_D"]], "mode" : ["in"], "typ" : { |
||
15 | "name" : ["SIMPLE_NAME", "std_logic"]} |
||
16 | } |
||
17 | , { |
||
18 | "names" : [["IDENTIFIER", "o_Q"]], "mode" : ["out"], "typ" : { |
||
19 | "name" : ["SIMPLE_NAME", "std_logic"]} |
||
20 | } |
||
21 | ], "ENTITY_DECLARATIVE_PART" : [], "ENTITY_STATEMENT_PART" : []} |
||
22 | ]} |
||
23 | , { |
||
24 | "contexts" : [], "library" : ["ARCHITECTURE_BODY", { |
||
25 | "name" : ["IDENTIFIER", "Behavioral"], "entity" : ["IDENTIFIER", "STD_01700_good"], "ARCHITECTURE_DECLARATIVE_PART" : [{ |
||
26 | "declaration" : ["SIGNAL_DECLARATION", { |
||
27 | "names" : [["IDENTIFIER", "Q"]], "typ" : { |
||
28 | "name" : ["SIMPLE_NAME", "std_logic"]} |
||
29 | } |
||
30 | ]} |
||
31 | ], "ARCHITECTURE_STATEMENT_PART" : [["PROCESS_STATEMENT", { |
||
32 | "id" : ["IDENTIFIER", "P_FlipFlop"], "active_sigs" : [["SIMPLE_NAME", "i_Clock"], ["SIMPLE_NAME", "i_Reset_n"]], "PROCESS_STATEMENT_PART" : [["IF_STATEMENT", { |
||
33 | "if_cases" : [{
|
||
34 | "if_cond" : ["EXPRESSION", { |
||
35 | "args" : [["EXPRESSION", { |
||
36 | "args" : [["EXPRESSION", { |
||
37 | "args" : [["EXPRESSION", { |
||
38 | "args" : [["EXPRESSION", { |
||
39 | "id" : "=", "args" : [["EXPRESSION", { |
||
40 | "args" : [["EXPRESSION", { |
||
41 | "args" : [["EXPRESSION", { |
||
42 | "args" : [["CALL", ["SIMPLE_NAME", "i_Reset_n"]]]} |
||
43 | ]]} |
||
44 | ]]} |
||
45 | ], ["EXPRESSION", {
|
||
46 | "args" : [["EXPRESSION", { |
||
47 | "args" : [["EXPRESSION", { |
||
48 | "args" : [["CONSTANT_VALUE", { |
||
49 | "value" : ["CST_LITERAL", "'0'"]} |
||
50 | ]]} |
||
51 | ]]} |
||
52 | ]]} |
||
53 | ]]} |
||
54 | ]]} |
||
55 | ]]} |
||
56 | ]]} |
||
57 | ]]} |
||
58 | ], "if_block" : [["SIGNAL_ASSIGNMENT_STATEMENT", { |
||
59 | "lhs" : ["SIMPLE_NAME", "Q"], "rhs" : [{ |
||
60 | "value" : ["EXPRESSION", { |
||
61 | "args" : [["EXPRESSION", { |
||
62 | "args" : [["EXPRESSION", { |
||
63 | "args" : [["EXPRESSION", { |
||
64 | "args" : [["CONSTANT_VALUE", { |
||
65 | "value" : ["CST_LITERAL", "'0'"]} |
||
66 | ]]} |
||
67 | ]]} |
||
68 | ]]} |
||
69 | ]]} |
||
70 | ]} |
||
71 | ]} |
||
72 | ]]} |
||
73 | , { |
||
74 | "if_cond" : ["EXPRESSION", { |
||
75 | "args" : [["EXPRESSION", { |
||
76 | "args" : [["EXPRESSION", { |
||
77 | "args" : [["EXPRESSION", { |
||
78 | "args" : [["EXPRESSION", { |
||
79 | "args" : [["EXPRESSION", { |
||
80 | "args" : [["EXPRESSION", { |
||
81 | "args" : [["EXPRESSION", { |
||
82 | 3fd18385 | Arnaud Dieumegard | "args" : [["CALL", ["INDEXED_NAME", { |
83 | "id" : ["SIMPLE_NAME", "rising_edge"], "exprs" : [["EXPRESSION", { |
||
84 | "args" : [["EXPRESSION", { |
||
85 | "args" : [["EXPRESSION", { |
||
86 | "args" : [["EXPRESSION", { |
||
87 | "args" : [["CALL", ["SIMPLE_NAME", "i_Clock"]]]} |
||
88 | ]]} |
||
89 | ]]} |
||
90 | ]]} |
||
91 | ]]} |
||
92 | 2051e520 | Arnaud Dieumegard | ]]]} |
93 | ]]} |
||
94 | ]]} |
||
95 | ]]} |
||
96 | ]]} |
||
97 | ]]} |
||
98 | ]]} |
||
99 | ]]} |
||
100 | ], "if_block" : [["SIGNAL_ASSIGNMENT_STATEMENT", { |
||
101 | "lhs" : ["SIMPLE_NAME", "Q"], "rhs" : [{ |
||
102 | "value" : ["EXPRESSION", { |
||
103 | "args" : [["EXPRESSION", { |
||
104 | "args" : [["EXPRESSION", { |
||
105 | "args" : [["EXPRESSION", { |
||
106 | "args" : [["CALL", ["SIMPLE_NAME", "i_D"]]]} |
||
107 | ]]} |
||
108 | ]]} |
||
109 | ]]} |
||
110 | ]} |
||
111 | ]} |
||
112 | ]]} |
||
113 | ]} |
||
114 | ]]} |
||
115 | ], ["CONDITIONAL_SIGNAL_ASSIGNMENT", {
|
||
116 | "postponed" : false, "lhs" : ["SIMPLE_NAME", "o_Q"], "rhs" : [{ |
||
117 | "expr" : [{
|
||
118 | "value" : ["EXPRESSION", { |
||
119 | "args" : [["EXPRESSION", { |
||
120 | "args" : [["EXPRESSION", { |
||
121 | "args" : [["EXPRESSION", { |
||
122 | "args" : [["CALL", ["SIMPLE_NAME", "Q"]]]} |
||
123 | ]]} |
||
124 | ]]} |
||
125 | ]]} |
||
126 | ]} |
||
127 | ]} |
||
128 | ]} |
||
129 | ]]} |
||
130 | ]} |
||
131 | ]} |
||
132 | } |