lustrec-tests / vhdl_json / vhdl_files / 2-exportOK / cnes_guidelines / rule / data / STD_06800_bad.json @ 2051e520
History | View | Annotate | Download (3.92 KB)
| 1 |
{
|
|---|---|
| 2 |
"DESIGN_FILE" : {
|
| 3 |
"design_units" : [{
|
| 4 |
"contexts" : [["LIBRARY_CLAUSE", [["IDENTIFIER", "IEEE"]]], ["USE_CLAUSE", [["SELECTED_NAME", [["SIMPLE_NAME", "IEEE"], ["SIMPLE_NAME", "std_logic_1164"]]]]], ["USE_CLAUSE", [["SELECTED_NAME", [["SIMPLE_NAME", "IEEE"], ["SIMPLE_NAME", "numeric_std"]]]]]], "library" : ["ENTITY_DECLARATION", { |
| 5 |
"name" : ["IDENTIFIER", "STD_06800_bad"], "ports" : [{ |
| 6 |
"names" : [["IDENTIFIER", "i_Clock"]], "mode" : ["in"], "typ" : { |
| 7 |
"name" : ["SIMPLE_NAME", "std_logic"]} |
| 8 |
} |
| 9 |
, {
|
| 10 |
"names" : [["IDENTIFIER", "i_Reset_n"]], "mode" : ["in"], "typ" : { |
| 11 |
"name" : ["SIMPLE_NAME", "std_logic"]} |
| 12 |
} |
| 13 |
, {
|
| 14 |
"names" : [["IDENTIFIER", "i_D"]], "mode" : ["in"], "typ" : { |
| 15 |
"name" : ["SIMPLE_NAME", "std_logic"]} |
| 16 |
} |
| 17 |
, {
|
| 18 |
"names" : [["IDENTIFIER", "o_Q"]], "mode" : ["out"], "typ" : { |
| 19 |
"name" : ["SIMPLE_NAME", "std_logic"]} |
| 20 |
} |
| 21 |
], "ENTITY_DECLARATIVE_PART" : [], "ENTITY_STATEMENT_PART" : []} |
| 22 |
]} |
| 23 |
, {
|
| 24 |
"contexts" : [], "library" : ["ARCHITECTURE_BODY", { |
| 25 |
"name" : ["IDENTIFIER", "Behavioral"], "entity" : ["IDENTIFIER", "STD_06800_bad"], "ARCHITECTURE_DECLARATIVE_PART" : [{ |
| 26 |
"declaration" : ["SIGNAL_DECLARATION", { |
| 27 |
"names" : [["IDENTIFIER", "Q"]], "typ" : { |
| 28 |
"name" : ["SIMPLE_NAME", "std_logic"]} |
| 29 |
, "init_val" : ["EXPRESSION", { |
| 30 |
"args" : [["EXPRESSION", { |
| 31 |
"args" : [["EXPRESSION", { |
| 32 |
"args" : [["EXPRESSION", { |
| 33 |
"args" : [["CONSTANT_VALUE", { |
| 34 |
"value" : ["CST_LITERAL", "'0'"]} |
| 35 |
]]} |
| 36 |
]]} |
| 37 |
]]} |
| 38 |
]]} |
| 39 |
]} |
| 40 |
]} |
| 41 |
], "ARCHITECTURE_STATEMENT_PART" : [["PROCESS_STATEMENT", { |
| 42 |
"id" : ["IDENTIFIER", "P_FlipFlop"], "active_sigs" : [["SIMPLE_NAME", "i_Clock"]], "PROCESS_STATEMENT_PART" : [["IF_STATEMENT", { |
| 43 |
"if_cases" : [{
|
| 44 |
"if_cond" : ["EXPRESSION", { |
| 45 |
"args" : [["EXPRESSION", { |
| 46 |
"args" : [["EXPRESSION", { |
| 47 |
"args" : [["EXPRESSION", { |
| 48 |
"args" : [["EXPRESSION", { |
| 49 |
"args" : [["EXPRESSION", { |
| 50 |
"args" : [["EXPRESSION", { |
| 51 |
"args" : [["EXPRESSION", { |
| 52 |
"args" : [["CALL", ["FUNCTION_CALL", { |
| 53 |
"id" : ["SIMPLE_NAME", "rising_edge"], "assoc_list" : [{ |
| 54 |
"actual_designator" : ["SIMPLE_NAME", "i_Clock"]} |
| 55 |
]} |
| 56 |
]]]} |
| 57 |
]]} |
| 58 |
]]} |
| 59 |
]]} |
| 60 |
]]} |
| 61 |
]]} |
| 62 |
]]} |
| 63 |
]]} |
| 64 |
], "if_block" : [["SIGNAL_ASSIGNMENT_STATEMENT", { |
| 65 |
"lhs" : ["SIMPLE_NAME", "Q"], "rhs" : [{ |
| 66 |
"value" : ["EXPRESSION", { |
| 67 |
"args" : [["EXPRESSION", { |
| 68 |
"args" : [["EXPRESSION", { |
| 69 |
"args" : [["EXPRESSION", { |
| 70 |
"args" : [["CALL", ["SIMPLE_NAME", "i_D"]]]} |
| 71 |
]]} |
| 72 |
]]} |
| 73 |
]]} |
| 74 |
]} |
| 75 |
]} |
| 76 |
]]} |
| 77 |
]} |
| 78 |
]]} |
| 79 |
], ["CONDITIONAL_SIGNAL_ASSIGNMENT", {
|
| 80 |
"postponed" : false, "lhs" : ["SIMPLE_NAME", "o_Q"], "rhs" : [{ |
| 81 |
"expr" : [{
|
| 82 |
"value" : ["EXPRESSION", { |
| 83 |
"args" : [["EXPRESSION", { |
| 84 |
"args" : [["EXPRESSION", { |
| 85 |
"args" : [["EXPRESSION", { |
| 86 |
"args" : [["CALL", ["SIMPLE_NAME", "Q"]]]} |
| 87 |
]]} |
| 88 |
]]} |
| 89 |
]]} |
| 90 |
]} |
| 91 |
]} |
| 92 |
]} |
| 93 |
]]} |
| 94 |
]} |
| 95 |
]} |
| 96 |
} |