Project

General

Profile

Statistics
| Branch: | Tag: | Revision:

lustrec-tests / vhdl_json / vhdl_files / 2-exportOK / cnes_guidelines / rule / data / STD_04500_good.json @ 2051e520

History | View | Annotate | Download (5.2 KB)

1 
{
2 
  "DESIGN_FILE" : {
3 
    "design_units" : [{
4 
      "contexts" : [["LIBRARY_CLAUSE", [["IDENTIFIER", "IEEE"]]], ["USE_CLAUSE", [["SELECTED_NAME", [["SIMPLE_NAME", "IEEE"], ["SIMPLE_NAME", "std_logic_1164"]]]]], ["USE_CLAUSE", [["SELECTED_NAME", [["SIMPLE_NAME", "IEEE"], ["SIMPLE_NAME", "numeric_std"]]]]], ["USE_CLAUSE", [["SELECTED_NAME", [["SIMPLE_NAME", "work"], ["SIMPLE_NAME", "pkg_HBK"]]]]]], "library" : ["ENTITY_DECLARATION", {
5 
        "name" : ["IDENTIFIER", "STD_04500_good"], "ports" : [{
6 
          "names" : [["IDENTIFIER", "i_Clock"]], "mode" : ["in"], "typ" : {
7 
            "name" : ["SIMPLE_NAME", "std_logic"]}
8 
          }
9 
        , {
10 
          "names" : [["IDENTIFIER", "i_Reset_n"]], "mode" : ["in"], "typ" : {
11 
            "name" : ["SIMPLE_NAME", "std_logic"]}
12 
          }
13 
        , {
14 
          "names" : [["IDENTIFIER", "i_DA"]], "mode" : ["in"], "typ" : {
15 
            "name" : ["SIMPLE_NAME", "std_logic"]}
16 
          }
17 
        , {
18 
          "names" : [["IDENTIFIER", "o_QA"]], "mode" : ["out"], "typ" : {
19 
            "name" : ["SIMPLE_NAME", "std_logic"]}
20 
          }
21 
        , {
22 
          "names" : [["IDENTIFIER", "o_QB"]], "mode" : ["out"], "typ" : {
23 
            "name" : ["SIMPLE_NAME", "std_logic"]}
24 
          }
25 
        , {
26 
          "names" : [["IDENTIFIER", "o_QC"]], "mode" : ["out"], "typ" : {
27 
            "name" : ["SIMPLE_NAME", "std_logic"]}
28 
          }
29 
        ], "ENTITY_DECLARATIVE_PART" : [], "ENTITY_STATEMENT_PART" : []}
30 
      ]}
31 
    , {
32 
      "contexts" : [], "library" : ["ARCHITECTURE_BODY", {
33 
        "name" : ["IDENTIFIER", "Behavioral"], "entity" : ["IDENTIFIER", "STD_04500_good"], "ARCHITECTURE_DECLARATIVE_PART" : [{
34 
          "declaration" : ["SIGNAL_DECLARATION", {
35 
            "names" : [["IDENTIFIER", "QA"]], "typ" : {
36 
              "name" : ["SIMPLE_NAME", "std_logic"]}
37 
            }
38 
          ]}
39 
        , {
40 
          "declaration" : ["SIGNAL_DECLARATION", {
41 
            "names" : [["IDENTIFIER", "QB"]], "typ" : {
42 
              "name" : ["SIMPLE_NAME", "std_logic"]}
43 
            }
44 
          ]}
45 
        ], "ARCHITECTURE_STATEMENT_PART" : [["COMPONENT_INSTANTIATION_STATEMENT", {
46 
          "name" : ["IDENTIFIER", "DFF1"], "inst_unit" : ["SIMPLE_NAME", "DFlipFlop"], "port_map" : [{
47 
            "formal_name" : ["SIMPLE_NAME", "i_Clock"], "actual_designator" : ["SIMPLE_NAME", "i_Clock"]}
48 
          , {
49 
            "formal_name" : ["SIMPLE_NAME", "i_Reset_n"], "actual_designator" : ["SIMPLE_NAME", "i_Reset_n"]}
50 
          , {
51 
            "formal_name" : ["SIMPLE_NAME", "i_D"], "actual_designator" : ["SIMPLE_NAME", "i_DA"]}
52 
          , {
53 
            "formal_name" : ["SIMPLE_NAME", "o_Q"], "actual_designator" : ["SIMPLE_NAME", "QA"]}
54 
          , {
55 
            "formal_name" : ["SIMPLE_NAME", "o_Q_n"], "actual_designator" : ["SIMPLE_NAME", "open"]}
56 
          ]}
57 
        ], ["COMPONENT_INSTANTIATION_STATEMENT", {
58 
          "name" : ["IDENTIFIER", "DFF2"], "inst_unit" : ["SIMPLE_NAME", "DFlipFlop"], "port_map" : [{
59 
            "formal_name" : ["SIMPLE_NAME", "i_Clock"], "actual_designator" : ["SIMPLE_NAME", "i_Clock"]}
60 
          , {
61 
            "formal_name" : ["SIMPLE_NAME", "i_Reset_n"], "actual_designator" : ["SIMPLE_NAME", "i_Reset_n"]}
62 
          , {
63 
            "formal_name" : ["SIMPLE_NAME", "i_D"], "actual_designator" : ["SIMPLE_NAME", "QA"]}
64 
          , {
65 
            "formal_name" : ["SIMPLE_NAME", "o_Q"], "actual_designator" : ["SIMPLE_NAME", "QB"]}
66 
          , {
67 
            "formal_name" : ["SIMPLE_NAME", "o_Q_n"], "actual_designator" : ["SIMPLE_NAME", "open"]}
68 
          ]}
69 
        ], ["COMPONENT_INSTANTIATION_STATEMENT", {
70 
          "name" : ["IDENTIFIER", "DFF3"], "inst_unit" : ["SIMPLE_NAME", "DFlipFlop"], "port_map" : [{
71 
            "formal_name" : ["SIMPLE_NAME", "i_Clock"], "actual_designator" : ["SIMPLE_NAME", "i_Clock"]}
72 
          , {
73 
            "formal_name" : ["SIMPLE_NAME", "i_Reset_n"], "actual_designator" : ["SIMPLE_NAME", "i_Reset_n"]}
74 
          , {
75 
            "formal_name" : ["SIMPLE_NAME", "i_D"], "actual_designator" : ["SIMPLE_NAME", "QB"]}
76 
          , {
77 
            "formal_name" : ["SIMPLE_NAME", "o_Q"], "actual_designator" : ["SIMPLE_NAME", "o_QC"]}
78 
          , {
79 
            "formal_name" : ["SIMPLE_NAME", "o_Q_n"], "actual_designator" : ["SIMPLE_NAME", "open"]}
80 
          ]}
81 
        ], ["CONDITIONAL_SIGNAL_ASSIGNMENT", {
82 
          "postponed" : false, "lhs" : ["SIMPLE_NAME", "o_QA"], "rhs" : [{
83 
            "expr" : [{
84 
              "value" : ["EXPRESSION", {
85 
                "args" : [["EXPRESSION", {
86 
                  "args" : [["EXPRESSION", {
87 
                    "args" : [["EXPRESSION", {
88 
                      "args" : [["CALL", ["SIMPLE_NAME", "QA"]]]}
89 
                    ]]}
90 
                  ]]}
91 
                ]]}
92 
              ]}
93 
            ]}
94 
          ]}
95 
        ], ["CONDITIONAL_SIGNAL_ASSIGNMENT", {
96 
          "postponed" : false, "lhs" : ["SIMPLE_NAME", "o_QB"], "rhs" : [{
97 
            "expr" : [{
98 
              "value" : ["EXPRESSION", {
99 
                "args" : [["EXPRESSION", {
100 
                  "args" : [["EXPRESSION", {
101 
                    "args" : [["EXPRESSION", {
102 
                      "args" : [["CALL", ["SIMPLE_NAME", "QB"]]]}
103 
                    ]]}
104 
                  ]]}
105 
                ]]}
106 
              ]}
107 
            ]}
108 
          ]}
109 
        ]]}
110 
      ]}
111 
    ]}
112 
  }