Project

General

Profile

Statistics
| Branch: | Tag: | Revision:

lustrec-tests / vhdl_json / vhdl_files / 2-exportOK / cnes_guidelines / rule / data / STD_03800_bad.vhd @ 2051e520

History | View | Annotate | Download (2.94 KB)

1
-------------------------------------------------------------------------------------------------
2
-- Company   : CNES
3
-- Author    : Mickael Carl (CNES)
4
-- Copyright : Copyright (c) CNES.
5
-- Licensing : GNU GPLv3
6
-------------------------------------------------------------------------------------------------
7
-- Version         : V1.1
8
-- Version history :
9
--    V1   : 2015-04-07 : Mickael Carl (CNES): Creation
10
--    V1.1 : 2016-05-03 : F.MAnni (CNES) : remove i_Reset_n from process sensitivity list
11
-------------------------------------------------------------------------------------------------
12
-- File name          : STD_03800_bad.vhd
13
-- File Creation date : 2015-04-07
14
-- Project name       : VHDL Handbook CNES Edition
15
-------------------------------------------------------------------------------------------------
16
-- Softwares             :  Microsoft Windows (Windows 7) - Editor (Eclipse + VEditor)
17
-------------------------------------------------------------------------------------------------
18
-- Description : Handbook example: Synchronous elements initialization: bad example
19
--
20
-- Limitations : This file is an example of the VHDL handbook made by CNES. It is a stub aimed at
21
--               demonstrating good practices in VHDL and as such, its design is minimalistic.
22
--               It is provided as is, without any warranty.
23
--
24
-------------------------------------------------------------------------------------------------
25
-- Naming conventions:
26
--
27
-- i_Port: Input entity port
28
-- o_Port: Output entity port
29
-- b_Port: Bidirectional entity port
30
-- g_My_Generic: Generic entity port
31
--
32
-- c_My_Constant: Constant definition
33
-- t_My_Type: Custom type definition
34
--
35
-- My_Signal_n: Active low signal
36
-- v_My_Variable: Variable
37
-- sm_My_Signal: FSM signal
38
-- pkg_Param: Element Param coming from a package
39
--
40
-- My_Signal_re: Rising edge detection of My_Signal
41
-- My_Signal_fe: Falling edge detection of My_Signal
42
-- My_Signal_rX: X times registered My_Signal signal
43
--
44
-- P_Process_Name: Process
45
--
46
-------------------------------------------------------------------------------------------------
47

    
48
library IEEE;
49
use IEEE.std_logic_1164.all;
50
use IEEE.numeric_std.all;
51

    
52
entity STD_03800_bad is
53
   port (
54
      i_Clock   : in  std_logic;        -- Clock signal
55
      i_Reset_n : in  std_logic;        -- Reset signal
56
      i_D       : in  std_logic;        -- D Flip-Flop input signal
57
      o_Q       : out std_logic;        -- D Flip-Flop output signal
58
      o_Q_n     : out std_logic         -- D Flip-Flop output signal, inverted
59
      );
60
end STD_03800_bad;
61

    
62
--CODE
63
architecture Behavioral of STD_03800_bad is
64
   signal Q   : std_logic := '0';       -- D Flip-Flop output
65
   signal Q_n : std_logic := '1';       -- Same as Q, inverted
66
begin
67
   -- D FlipFlop process
68
   P_FlipFlop : process(i_Clock)
69
   begin
70
      if (rising_edge(i_Clock)) then
71
         Q   <= i_D;
72
         Q_n <= not i_D;
73
      end if;
74
   end process;
75

    
76
   o_Q   <= Q;
77
   o_Q_n <= Q_n;
78
end Behavioral;
79
--CODE