Project

General

Profile

Statistics
| Branch: | Tag: | Revision:

lustrec-tests / vhdl_json / vhdl_files / 2-exportOK / cnes_guidelines / rule / data / STD_01700_bad.vhd @ 2051e520

History | View | Annotate | Download (2.71 KB)

1
-------------------------------------------------------------------------------------------------
2
-- Company   : CNES
3
-- Author    : Mickael Carl (CNES)
4
-- Copyright : Copyright (c) CNES.
5
-- Licensing : GNU GPLv3
6
-------------------------------------------------------------------------------------------------
7
-- Version         : V1
8
-- Version history :
9
--    V1 : 2015-04-02 : Mickael Carl (CNES): Creation
10
-------------------------------------------------------------------------------------------------
11
-- File name          : STD_01700_bad.vhd
12
-- File Creation date : 2015-04-02
13
-- Project name       : VHDL Handbook CNES Edition
14
-------------------------------------------------------------------------------------------------
15
-- Softwares             :  Microsoft Windows (Windows 7) - Editor (Eclipse + VEditor)
16
-------------------------------------------------------------------------------------------------
17
-- Description: Handbook example: Entity special ports: bad example
18
--
19
-- Limitations : This file is an example of the VHDL handbook made by CNES. It is a stub aimed at
20
--               demonstrating good practices in VHDL and as such, its design is minimalistic.
21
--               It is provided as is, without any warranty.
22
--
23
-------------------------------------------------------------------------------------------------
24
-- Naming conventions:
25
--
26
-- i_Port: Input entity port
27
-- o_Port: Output entity port
28
-- b_Port: Bidirectional entity port
29
-- g_My_Generic: Generic entity port
30
--
31
-- c_My_Constant: Constant definition
32
-- t_My_Type: Custom type definition
33
--
34
-- My_Signal_n: Active low signal
35
-- v_My_Variable: Variable
36
-- sm_My_Signal: FSM signal
37
-- pkg_Param: Element Param coming from a package
38
--
39
-- My_Signal_re: Rising edge detection of My_Signal
40
-- My_Signal_fe: Falling edge detection of My_Signal
41
-- My_Signal_rX: X times registered My_Signal signal
42
--
43
-- P_Process_Name: Process
44
--
45
-------------------------------------------------------------------------------------------------
46

    
47
library IEEE;
48
use IEEE.std_logic_1164.all;
49
use IEEE.numeric_std.all;
50

    
51
--CODE
52
entity STD_01700_bad is
53
   port (
54
      o_Q       : out std_logic;        -- D Flip-Flop output signal
55
      i_D       : in  std_logic;        -- D Flip-Flop input signal
56
      i_Clock   : in  std_logic;        -- Clock signal
57
      i_Reset_n : in  std_logic         -- Reset signal
58
      );
59
end STD_01700_bad;
60
--CODE
61

    
62
architecture Behavioral of STD_01700_bad is
63
   signal Q : std_logic;                -- D Flip-Flop output
64
begin
65
   -- D FlipFlop process
66
   P_FlipFlop : process(i_Clock, i_Reset_n)
67
   begin
68
      if (i_Reset_n = '0') then
69
         Q <= '0';
70
      elsif (rising_edge(i_Clock)) then
71
            Q <= i_D;
72
      end if;
73
   end process;
74

    
75
   o_Q <= Q;
76
end Behavioral;