Project

General

Profile

Statistics
| Branch: | Tag: | Revision:

lustrec-tests / vhdl_json / vhdl_files / 2-exportOK / cnes_guidelines / rule / data / STD_04500_bad.json @ 2051e520

History | View | Annotate | Download (7.27 KB)

1 2051e520 Arnaud Dieumegard
{
2
  "DESIGN_FILE" : {
3
    "design_units" : [{
4
      "contexts" : [["LIBRARY_CLAUSE", [["IDENTIFIER", "IEEE"]]], ["USE_CLAUSE", [["SELECTED_NAME", [["SIMPLE_NAME", "IEEE"], ["SIMPLE_NAME", "std_logic_1164"]]]]], ["USE_CLAUSE", [["SELECTED_NAME", [["SIMPLE_NAME", "IEEE"], ["SIMPLE_NAME", "numeric_std"]]]]], ["USE_CLAUSE", [["SELECTED_NAME", [["SIMPLE_NAME", "work"], ["SIMPLE_NAME", "pkg_HBK"]]]]]], "library" : ["ENTITY_DECLARATION", {
5
        "name" : ["IDENTIFIER", "STD_04500_bad"], "ports" : [{
6
          "names" : [["IDENTIFIER", "i_Clock"]], "mode" : ["in"], "typ" : {
7
            "name" : ["SIMPLE_NAME", "std_logic"]}
8
          }
9
        , {
10
          "names" : [["IDENTIFIER", "i_Reset_n"]], "mode" : ["in"], "typ" : {
11
            "name" : ["SIMPLE_NAME", "std_logic"]}
12
          }
13
        , {
14
          "names" : [["IDENTIFIER", "i_DA"]], "mode" : ["in"], "typ" : {
15
            "name" : ["SIMPLE_NAME", "std_logic"]}
16
          }
17
        , {
18
          "names" : [["IDENTIFIER", "o_QA"]], "mode" : ["out"], "typ" : {
19
            "name" : ["SIMPLE_NAME", "std_logic"]}
20
          }
21
        , {
22
          "names" : [["IDENTIFIER", "o_QB"]], "mode" : ["out"], "typ" : {
23
            "name" : ["SIMPLE_NAME", "std_logic"]}
24
          }
25
        , {
26
          "names" : [["IDENTIFIER", "o_QC"]], "mode" : ["out"], "typ" : {
27
            "name" : ["SIMPLE_NAME", "std_logic"]}
28
          }
29
        ], "ENTITY_DECLARATIVE_PART" : [], "ENTITY_STATEMENT_PART" : []}
30
      ]}
31
    , {
32
      "contexts" : [], "library" : ["ARCHITECTURE_BODY", {
33
        "name" : ["IDENTIFIER", "Behavioral"], "entity" : ["IDENTIFIER", "STD_04500_bad"], "ARCHITECTURE_DECLARATIVE_PART" : [{
34
          "declaration" : ["SIGNAL_DECLARATION", {
35
            "names" : [["IDENTIFIER", "ClockA"]], "typ" : {
36
              "name" : ["SIMPLE_NAME", "std_logic"]}
37
            }
38
          ]}
39
        , {
40
          "declaration" : ["SIGNAL_DECLARATION", {
41
            "names" : [["IDENTIFIER", "ClockB"]], "typ" : {
42
              "name" : ["SIMPLE_NAME", "std_logic"]}
43
            }
44
          ]}
45
        , {
46
          "declaration" : ["SIGNAL_DECLARATION", {
47
            "names" : [["IDENTIFIER", "ClockC"]], "typ" : {
48
              "name" : ["SIMPLE_NAME", "std_logic"]}
49
            }
50
          ]}
51
        , {
52
          "declaration" : ["SIGNAL_DECLARATION", {
53
            "names" : [["IDENTIFIER", "QA"]], "typ" : {
54
              "name" : ["SIMPLE_NAME", "std_logic"]}
55
            }
56
          ]}
57
        , {
58
          "declaration" : ["SIGNAL_DECLARATION", {
59
            "names" : [["IDENTIFIER", "QB"]], "typ" : {
60
              "name" : ["SIMPLE_NAME", "std_logic"]}
61
            }
62
          ]}
63
        ], "ARCHITECTURE_STATEMENT_PART" : [["CONDITIONAL_SIGNAL_ASSIGNMENT", {
64
          "postponed" : false, "lhs" : ["SIMPLE_NAME", "ClockA"], "rhs" : [{
65
            "expr" : [{
66
              "value" : ["EXPRESSION", {
67
                "args" : [["EXPRESSION", {
68
                  "args" : [["EXPRESSION", {
69
                    "args" : [["EXPRESSION", {
70
                      "args" : [["CALL", ["SIMPLE_NAME", "i_Clock"]]]}
71
                    ]]}
72
                  ]]}
73
                ]]}
74
              ]}
75
            ]}
76
          ]}
77
        ], ["CONDITIONAL_SIGNAL_ASSIGNMENT", {
78
          "postponed" : false, "lhs" : ["SIMPLE_NAME", "ClockB"], "rhs" : [{
79
            "expr" : [{
80
              "value" : ["EXPRESSION", {
81
                "args" : [["EXPRESSION", {
82
                  "args" : [["EXPRESSION", {
83
                    "args" : [["EXPRESSION", {
84
                      "args" : [["CALL", ["SIMPLE_NAME", "i_Clock"]]]}
85
                    ]]}
86
                  ]]}
87
                ]]}
88
              ]}
89
            ]}
90
          ]}
91
        ], ["CONDITIONAL_SIGNAL_ASSIGNMENT", {
92
          "postponed" : false, "lhs" : ["SIMPLE_NAME", "ClockC"], "rhs" : [{
93
            "expr" : [{
94
              "value" : ["EXPRESSION", {
95
                "args" : [["EXPRESSION", {
96
                  "args" : [["EXPRESSION", {
97
                    "args" : [["EXPRESSION", {
98
                      "args" : [["CALL", ["SIMPLE_NAME", "i_Clock"]]]}
99
                    ]]}
100
                  ]]}
101
                ]]}
102
              ]}
103
            ]}
104
          ]}
105
        ], ["COMPONENT_INSTANTIATION_STATEMENT", {
106
          "name" : ["IDENTIFIER", "DFF1"], "inst_unit" : ["SIMPLE_NAME", "DFlipFlop"], "port_map" : [{
107
            "formal_name" : ["SIMPLE_NAME", "i_Clock"], "actual_designator" : ["SIMPLE_NAME", "ClockA"]}
108
          , {
109
            "formal_name" : ["SIMPLE_NAME", "i_Reset_n"], "actual_designator" : ["SIMPLE_NAME", "i_Reset_n"]}
110
          , {
111
            "formal_name" : ["SIMPLE_NAME", "i_D"], "actual_designator" : ["SIMPLE_NAME", "i_DA"]}
112
          , {
113
            "formal_name" : ["SIMPLE_NAME", "o_Q"], "actual_designator" : ["SIMPLE_NAME", "QA"]}
114
          , {
115
            "formal_name" : ["SIMPLE_NAME", "o_Q_n"], "actual_designator" : ["SIMPLE_NAME", "open"]}
116
          ]}
117
        ], ["COMPONENT_INSTANTIATION_STATEMENT", {
118
          "name" : ["IDENTIFIER", "DFF2"], "inst_unit" : ["SIMPLE_NAME", "DFlipFlop"], "port_map" : [{
119
            "formal_name" : ["SIMPLE_NAME", "i_Clock"], "actual_designator" : ["SIMPLE_NAME", "ClockB"]}
120
          , {
121
            "formal_name" : ["SIMPLE_NAME", "i_Reset_n"], "actual_designator" : ["SIMPLE_NAME", "i_Reset_n"]}
122
          , {
123
            "formal_name" : ["SIMPLE_NAME", "i_D"], "actual_designator" : ["SIMPLE_NAME", "QA"]}
124
          , {
125
            "formal_name" : ["SIMPLE_NAME", "o_Q"], "actual_designator" : ["SIMPLE_NAME", "QB"]}
126
          , {
127
            "formal_name" : ["SIMPLE_NAME", "o_Q_n"], "actual_designator" : ["SIMPLE_NAME", "open"]}
128
          ]}
129
        ], ["COMPONENT_INSTANTIATION_STATEMENT", {
130
          "name" : ["IDENTIFIER", "DFF3"], "inst_unit" : ["SIMPLE_NAME", "DFlipFlop"], "port_map" : [{
131
            "formal_name" : ["SIMPLE_NAME", "i_Clock"], "actual_designator" : ["SIMPLE_NAME", "ClockC"]}
132
          , {
133
            "formal_name" : ["SIMPLE_NAME", "i_Reset_n"], "actual_designator" : ["SIMPLE_NAME", "i_Reset_n"]}
134
          , {
135
            "formal_name" : ["SIMPLE_NAME", "i_D"], "actual_designator" : ["SIMPLE_NAME", "QB"]}
136
          , {
137
            "formal_name" : ["SIMPLE_NAME", "o_Q"], "actual_designator" : ["SIMPLE_NAME", "o_QC"]}
138
          , {
139
            "formal_name" : ["SIMPLE_NAME", "o_Q_n"], "actual_designator" : ["SIMPLE_NAME", "open"]}
140
          ]}
141
        ], ["CONDITIONAL_SIGNAL_ASSIGNMENT", {
142
          "postponed" : false, "lhs" : ["SIMPLE_NAME", "o_QA"], "rhs" : [{
143
            "expr" : [{
144
              "value" : ["EXPRESSION", {
145
                "args" : [["EXPRESSION", {
146
                  "args" : [["EXPRESSION", {
147
                    "args" : [["EXPRESSION", {
148
                      "args" : [["CALL", ["SIMPLE_NAME", "QA"]]]}
149
                    ]]}
150
                  ]]}
151
                ]]}
152
              ]}
153
            ]}
154
          ]}
155
        ], ["CONDITIONAL_SIGNAL_ASSIGNMENT", {
156
          "postponed" : false, "lhs" : ["SIMPLE_NAME", "o_QB"], "rhs" : [{
157
            "expr" : [{
158
              "value" : ["EXPRESSION", {
159
                "args" : [["EXPRESSION", {
160
                  "args" : [["EXPRESSION", {
161
                    "args" : [["EXPRESSION", {
162
                      "args" : [["CALL", ["SIMPLE_NAME", "QB"]]]}
163
                    ]]}
164
                  ]]}
165
                ]]}
166
              ]}
167
            ]}
168
          ]}
169
        ]]}
170
      ]}
171
    ]}
172
  }