Project

General

Profile

Revision 1a2296da

View differences:

vhdl_json/vhdl_files/2-exportOK/valencia/d-latch-and-gate.json
308 308 
              "name" : ["SIMPLE_NAME", "bit"]}
309 309 
            }
310 310 
          ]}
311 
        ], "ARCHITECTURE_STATEMENT_PART" : [["COMPONENT_INSTANTIATION_STATEMENT", {
311 
        ], "ARCHITECTURE_STATEMENT_PART" : [["CONDITIONAL_SIGNAL_ASSIGNMENT", {
312 
          "postponed" : false, "lhs" : ["SIMPLE_NAME", "q0"], "rhs" : [{
313 
            "expr" : [{
314 
              "value" : ["EXPRESSION", {
315 
                "args" : [["EXPRESSION", {
316 
                  "args" : [["EXPRESSION", {
317 
                    "args" : [["EXPRESSION", {
318 
                      "id" : "&", "args" : [["EXPRESSION", {
319 
                        "args" : [["CALL", ["SIMPLE_NAME", "d0"]]]}
320 
                      ], ["EXPRESSION", {
321 
                        "args" : [["CALL", ["SIMPLE_NAME", "d1"]]]}
322 
                      ]]}
323 
                    ]]}
324 
                  ]]}
325 
                ]]}
326 
              ]}
327 
            ]}
328 
          ]}
329 
        ], ["CONDITIONAL_SIGNAL_ASSIGNMENT", {
330 
          "postponed" : false, "lhs" : ["SIMPLE_NAME", "q1"], "rhs" : [{
331 
            "expr" : [{
332 
              "value" : ["EXPRESSION", {
333 
                "args" : [["EXPRESSION", {
334 
                  "args" : [["EXPRESSION", {
335 
                    "args" : [["EXPRESSION", {
336 
                      "id" : "&", "args" : [["EXPRESSION", {
337 
                        "args" : [["CALL", ["SIMPLE_NAME", "d2"]]]}
338 
                      ], ["EXPRESSION", {
339 
                        "args" : [["CALL", ["SIMPLE_NAME", "d3"]]]}
340 
                      ]]}
341 
                    ]]}
342 
                  ]]}
343 
                ]]}
344 
              ]}
345 
            ]}
346 
          ]}
347 
        ], ["COMPONENT_INSTANTIATION_STATEMENT", {
312 348 
          "name" : ["IDENTIFIER", "bit0"], "inst_unit" : ["SELECTED_NAME", [["SIMPLE_NAME", "work"], ["IDENTIFIER", "d_latch"]]], "inst_unit_type" : "entity", "archi_name" : ["IDENTIFIER", "basic"], "port_map" : [{
313 349 
            "actual_designator" : ["SIMPLE_NAME", "d0"]}
314 350 
          , {
vhdl_json/vhdl_files/2-exportOK/valencia/d-latch-and-gate.vhd
54 54 
    y <= a and b after 2ns;
55 55 
    wait;
56 56 
  end process and2_behavior;
57 
gnd architecture basic;
57 
end architecture basic;
58 58 

  		




  59
  59
  
    
-- Main archi


  		




  60
  60
  
    
architecture struct of reg4 is


  		




  61
  61
  
    
  signal int_clk: bit;


  		




  62
  62
  
    
  begin


  		




  
  63
  
    
    q0 <= d0 & d1;


  		




  
  64
  
    
    q1 <= d2 & d3;


  		




  63
  65
  
    
    bit0: entity work.d_latch(basic)


  		




  64
  66
  
    
    port map (d0, int_clk, q0);


  		




  65
  67
  
    
    bit1: entity work.d_latch(basic)


  		












Also available in:  Unified diff